{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T15:49:47Z","timestamp":1781884187894,"version":"3.54.5"},"reference-count":28,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,4,20]],"date-time":"2026-04-20T00:00:00Z","timestamp":1776643200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,20]],"date-time":"2026-04-20T00:00:00Z","timestamp":1776643200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,4,20]]},"DOI":"10.23919\/date69613.2026.11539092","type":"proceedings-article","created":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T19:53:10Z","timestamp":1780602790000},"page":"1-7","source":"Crossref","is-referenced-by-count":1,"title":["LAsset: An LLM-assisted Security Asset Identification Framework for System-on-Chip (SoC) Verification"],"prefix":"10.23919","author":[{"given":"Md Ajoad","family":"Hasan","sequence":"first","affiliation":[{"name":"University of Florida,Department of Electrical and Computer Engineering,Gainesville,FL,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dipayan","family":"Saha","sequence":"additional","affiliation":[{"name":"University of Florida,Department of Electrical and Computer Engineering,Gainesville,FL,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Khan Thamid","family":"Hasan","sequence":"additional","affiliation":[{"name":"University of Florida,Department of Electrical and Computer Engineering,Gainesville,FL,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nashmin","family":"Alam","sequence":"additional","affiliation":[{"name":"University of Florida,Department of Electrical and Computer Engineering,Gainesville,FL,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Azim","family":"Uddin","sequence":"additional","affiliation":[{"name":"University of Florida,Department of Electrical and Computer Engineering,Gainesville,FL,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sujan Kumar","family":"Saha","sequence":"additional","affiliation":[{"name":"University of Florida,Department of Electrical and Computer Engineering,Gainesville,FL,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mark","family":"Tehranipoor","sequence":"additional","affiliation":[{"name":"University of Florida,Department of Electrical and Computer Engineering,Gainesville,FL,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Farimah","family":"Farahmandi","sequence":"additional","affiliation":[{"name":"University of Florida,Department of Electrical and Computer Engineering,Gainesville,FL,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"Engineering the complex SOC: fast, flexible design with configurable processors","author":"Rowen","year":"2008"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-36242-2_9"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/mdat.2017.2735383"},{"key":"ref4","first-page":"328","article-title":"Complexity and the challenges of securing socs","volume-title":"Proceedings of the 48th Design Automation Conference","author":"Kocher"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/date48585.2020.9116483"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3577200"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837280"},{"key":"ref8","article-title":"Arm security technology-building a secure system using trustzone technology","author":"Arm","year":"2009","journal-title":"PRD-GENC-C. ARM Ltd. Apr.(cit. on p.), Tech. Rep, Tech. Rep"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2016.7477271"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ITCIndia59034.2023.10235499"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858392"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2747943"},{"key":"ref13","volume-title":"Security Annotation for Electronic Design Integration Standard","year":"2021"},{"key":"ref14","article-title":"Information flow coverage metrics for hardware security verification","author":"Meza","year":"2023"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2016.12"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/vts50974.2021.9441039"},{"key":"ref17","article-title":"LASHED: LLMs And Static Hardware Analysis for Early Detection of RTL Bugs","author":"Ahmad","year":"2025"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED65160.2025.11014404"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2024.3427369"},{"key":"ref20","article-title":"Sv-llm: An agentic approach for soc security verification using large language models","author":"Saha","year":"2025"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HOST64725.2025.11050068"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/vts65138.2025.11022932"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/VTS65138.2025.11022958"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HOST55342.2024.10545393"},{"key":"ref25","volume-title":"Asset Identification for Electronic Design IP","year":"2024"},{"key":"ref26","volume-title":"CWE - Common Weakness Enumeration"},{"key":"ref27","volume-title":"OpenTitan: Open Source Silicon Root of Trust (RoT)"},{"key":"ref29","volume-title":"Asset Dataset for Crypto, GPIO, and Peripheral IPs using Partial Keyword and Signal Category-based Automatic Tool"}],"event":{"name":"2026 Design, Automation & Test in Europe Conference (DATE)","location":"Verona, Italy","start":{"date-parts":[[2026,4,20]]},"end":{"date-parts":[[2026,4,22]]}},"container-title":["2026 Design, Automation & Test in Europe Conference (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11539023\/11539024\/11539092.pdf?arnumber=11539092","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T05:12:30Z","timestamp":1780636350000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11539092\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,20]]},"references-count":28,"URL":"https:\/\/doi.org\/10.23919\/date69613.2026.11539092","relation":{},"subject":[],"published":{"date-parts":[[2026,4,20]]}}}