{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T06:00:21Z","timestamp":1780639221767,"version":"3.54.1"},"reference-count":38,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,4,20]],"date-time":"2026-04-20T00:00:00Z","timestamp":1776643200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,20]],"date-time":"2026-04-20T00:00:00Z","timestamp":1776643200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,4,20]]},"DOI":"10.23919\/date69613.2026.11539116","type":"proceedings-article","created":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T19:53:10Z","timestamp":1780602790000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["SFQ-Based CJoin Gate Implementation for Ultra-Low-Power Brownian Logic Circuits"],"prefix":"10.23919","author":[{"given":"Soshi","family":"Takagi","sequence":"first","affiliation":[{"name":"Kyushu University,Department of Electrical Engineering and Computer Science,Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Masamitsu","family":"Tanaka","sequence":"additional","affiliation":[{"name":"Nagoya University,Department of Electronics,Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Koji","family":"Inoue","sequence":"additional","affiliation":[{"name":"Kyushu University,Advanced Information Technology,Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Satoshi","family":"Kawakami","sequence":"additional","affiliation":[{"name":"Kyushu University,Department of Electrical and Electronic Engineering,Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Energy and AI","year":"2025"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/77.80745"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332714"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSICircuits18222.2020.9162826"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662351"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2023.3250614"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2007.898606"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2016.2565609"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00018"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/A-SSCC56115.2022.9980802"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2021.3070488"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480041"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546521"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2422094.2422097"},{"key":"ref15","first-page":"341","article-title":"Brownian circuits: Designs","volume":"12","author":"Lee","year":"2016","journal-title":"International Journal of Unconventional Computing"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISEC.2015.7383488"},{"key":"ref17","first-page":"407","article-title":"A Josephson integrated circuit simulator (JSIM) for superconductive electronics application","volume-title":"International Superconductivity Electronics Conference (ISEC)","author":"Fang"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1587\/transele.E97.C.132"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/77.783807"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.2307\/2333709"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2019.2897312"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2848588"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2010.2098432"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2019.2904484"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2019.2907690"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2010.2096792"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1587\/transele.E101.C.385"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2021.3072846"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1587\/transele.2024SEI0001"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/QCE60285.2024.00120"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6668\/abcaac"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1088\/0953-2048\/26\/3\/035010"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1038\/srep06354"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6668\/aaf8c9"},{"key":"ref35","first-page":"445","article-title":"Beyond local optimality of buffer and splitter insertion for AQFP circuits","volume-title":"ACM\/IEEE Design Automation Conference (DAC)","author":"Lee"},{"key":"ref36","doi-asserted-by":"crossref","DOI":"10.1145\/3649329.3658467","article-title":"Unleashing the potential of AQFP logic placement via entanglement entropy and projection","volume-title":"ACM\/IEEE Design Automation Conference (DAC)","author":"Bai"},{"key":"ref37","first-page":"567","article-title":"A stochastic-computing based deep learning framework using adiabatic quantum-flux-parametron superconducting technology","volume-title":"ACM\/IEEE International Symposium on Computer Architecture (ISCA)","author":"Cai"},{"key":"ref38","first-page":"584","article-title":"Superbnn: Randomized binary neural network using adiabatic superconductor josephson devices","volume-title":"IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Li"}],"event":{"name":"2026 Design, Automation & Test in Europe Conference (DATE)","location":"Verona, Italy","start":{"date-parts":[[2026,4,20]]},"end":{"date-parts":[[2026,4,22]]}},"container-title":["2026 Design, Automation & Test in Europe Conference (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11539023\/11539024\/11539116.pdf?arnumber=11539116","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T05:06:38Z","timestamp":1780635998000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11539116\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,20]]},"references-count":38,"URL":"https:\/\/doi.org\/10.23919\/date69613.2026.11539116","relation":{},"subject":[],"published":{"date-parts":[[2026,4,20]]}}}