{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T06:01:36Z","timestamp":1780639296044,"version":"3.54.1"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,4,20]],"date-time":"2026-04-20T00:00:00Z","timestamp":1776643200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,20]],"date-time":"2026-04-20T00:00:00Z","timestamp":1776643200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,4,20]]},"DOI":"10.23919\/date69613.2026.11539119","type":"proceedings-article","created":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T19:53:10Z","timestamp":1780602790000},"page":"1-3","source":"Crossref","is-referenced-by-count":0,"title":["Evaluation of Thermal and Power integrity and its Impact on Performance for 3D Memory-on-Logic CPUs with FSPDN and BSPDN"],"prefix":"10.23919","author":[{"given":"Yumeng","family":"Wang","sequence":"first","affiliation":[{"name":"Peking University,School of Electronics,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xincheng","family":"Liu","sequence":"additional","affiliation":[{"name":"Hunan University,School of Physics and Electronics, School of Electronics,Hunan,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hu","family":"Zhou","sequence":"additional","affiliation":[{"name":"Peking University,School of Electronics,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Linqiu","family":"Wang","sequence":"additional","affiliation":[{"name":"Peking University,School of Electronics,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Haolan","family":"Yang","sequence":"additional","affiliation":[{"name":"Xiangtan University,Hunan Institute of Advanced Sensing and Information Technology,Hunan,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhuojun","family":"Chen","sequence":"additional","affiliation":[{"name":"Hunan University,School of Physics and Electronics,Hunan,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhiyong","family":"Zhang","sequence":"additional","affiliation":[{"name":"Peking University,Center for Carbon-Based Electronics, School of Electronics,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lianmao","family":"Peng","sequence":"additional","affiliation":[{"name":"Peking University,Center for Carbon-Based Electronics, School of Electronics,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rongmei","family":"Chen","sequence":"additional","affiliation":[{"name":"Peking University,Center for Carbon-Based Electronics, School of Electronics,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.23919\/IWLPC52010.2020.9375855"},{"key":"ref2","author":"Pavlidis","year":"2017","journal-title":"Three-dimensional Integrated Circuit Design"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19574.2021.9720528"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830328"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45625.2022.10019349"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ITherm55375.2024.10709471"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116297"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM50854.2024.10873426"}],"event":{"name":"2026 Design, Automation & Test in Europe Conference (DATE)","location":"Verona, Italy","start":{"date-parts":[[2026,4,20]]},"end":{"date-parts":[[2026,4,22]]}},"container-title":["2026 Design, Automation & Test in Europe Conference (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11539023\/11539024\/11539119.pdf?arnumber=11539119","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T05:12:30Z","timestamp":1780636350000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11539119\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,20]]},"references-count":8,"URL":"https:\/\/doi.org\/10.23919\/date69613.2026.11539119","relation":{},"subject":[],"published":{"date-parts":[[2026,4,20]]}}}