{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T06:01:35Z","timestamp":1780639295150,"version":"3.54.1"},"reference-count":28,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,4,20]],"date-time":"2026-04-20T00:00:00Z","timestamp":1776643200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,20]],"date-time":"2026-04-20T00:00:00Z","timestamp":1776643200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,4,20]]},"DOI":"10.23919\/date69613.2026.11539139","type":"proceedings-article","created":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T19:53:10Z","timestamp":1780602790000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["Exact Synthesis with Optimal Switching Activity"],"prefix":"10.23919","author":[{"given":"Marcel","family":"Walter","sequence":"first","affiliation":[{"name":"Technical University of Munich,Chair for Design Automation,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Michael","family":"Feldmeier","sequence":"additional","affiliation":[{"name":"Technical University of Munich,Chair for Design Automation,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Robert","family":"Wille","sequence":"additional","affiliation":[{"name":"Technical University of Munich,Chair for Design Automation,Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1093\/nsr\/nwv087"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.126534"},{"key":"ref3","first-page":"443","article-title":"SIS: A System for Sequential Circuit Synthesis","volume-title":"Design Automation Conference (DAC)","author":"Sentovich"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4613-2821-6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/b117060"},{"key":"ref6","volume-title":"Synthesis and Optimization of Digital Circuits","author":"De Micheli","year":"1994"},{"key":"ref7","volume-title":"The Art of Computer Programming, Volume 4, Fascicle 6: Satisfiability","volume":"4A","author":"Knuth","year":"2015"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2897703"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342027"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465888"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203799"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927103"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"ref14","volume-title":"Handbook of Satisfiability","author":"Biere","year":"2009"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342060"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3394885.3431607"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473902"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2356463"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927101"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2017215"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD66269.2025.11240892"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858377"},{"key":"ref23","first-page":"24","article-title":"ABC: An Academic Industrial-Strength Verification Tool","volume-title":"International Conference on Computer-Aided Verification (CAV)","author":"Brayton"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/43.559336"},{"key":"ref25","article-title":"The EPFL Combinational Benchmark Suite","volume-title":"International Workshop on Logic and Synthesis (IWLS)","author":"Amar\u00fa"},{"key":"ref26","first-page":"1105","article-title":"OpenROAD: Toward a Self-Driving, Open-Source Digital Layout Implementation Tool Chain","volume-title":"Government Microcircuit Applications and Critical Technology Conference","author":"Ajayi"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/11564751_73"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718374"}],"event":{"name":"2026 Design, Automation &amp; Test in Europe Conference (DATE)","location":"Verona, Italy","start":{"date-parts":[[2026,4,20]]},"end":{"date-parts":[[2026,4,22]]}},"container-title":["2026 Design, Automation &amp;amp; Test in Europe Conference (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11539023\/11539024\/11539139.pdf?arnumber=11539139","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T05:12:34Z","timestamp":1780636354000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11539139\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,20]]},"references-count":28,"URL":"https:\/\/doi.org\/10.23919\/date69613.2026.11539139","relation":{},"subject":[],"published":{"date-parts":[[2026,4,20]]}}}