{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T06:01:38Z","timestamp":1780639298111,"version":"3.54.1"},"reference-count":29,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,4,20]],"date-time":"2026-04-20T00:00:00Z","timestamp":1776643200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,20]],"date-time":"2026-04-20T00:00:00Z","timestamp":1776643200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,4,20]]},"DOI":"10.23919\/date69613.2026.11539177","type":"proceedings-article","created":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T19:53:10Z","timestamp":1780602790000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["FHEx: Transforming Generic Compute Chips into Secure FHE Engines via a Hardware-software Co-designed Framework"],"prefix":"10.23919","author":[{"given":"Yibo","family":"Du","sequence":"first","affiliation":[{"name":"Chinese Academy of Sciences,Research Center for Intelligent Computing Systems, State Key Lab of Processors, Institute of Computing Technology,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ying","family":"Wang","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences,Research Center for Intelligent Computing Systems, State Key Lab of Processors, Institute of Computing Technology,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mengdi","family":"Wang","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences,Research Center for Intelligent Computing Systems, State Key Lab of Processors, Institute of Computing Technology,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Cangyuan","family":"Li","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences,Research Center for Intelligent Computing Systems, State Key Lab of Processors, Institute of Computing Technology,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lian","family":"Liu","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences,Research Center for Intelligent Computing Systems, State Key Lab of Processors, Institute of Computing Technology,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hui","family":"Li","sequence":"additional","affiliation":[{"name":"Jinan Inspur Data Technology Co., Ltd."}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kai","family":"Zhang","sequence":"additional","affiliation":[{"name":"Jinan Inspur Data Technology Co., Ltd."}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yinhe","family":"Han","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences,Research Center for Intelligent Computing Systems, State Key Lab of Processors, Institute of Computing Technology,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-78086-9_1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530435"},{"key":"ref3","first-page":"1319","article-title":"Strix: An end-to-end streaming architecture with two-level ciphertext batching for fully homomorphic encryption with programmable bootstrapping","volume-title":"Proceedings of the 56th Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Putra"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA57654.2024.00028"},{"key":"ref5","article-title":"F1: A fast and programmable accelerator for fully homomorphic encryption (extended version)","author":"Feldmann","year":"2021"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527393"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3657321"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2022.3205665"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774559"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/s00145-019-09319-x"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-92078-4_23"},{"key":"ref12","article-title":"Concrete ml: a privacy-preserving machine learning library using fully homomorphic encryption for data scientists","author":"Meyre","year":"2022"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-34671-2_34"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC55821.2022.9926381"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2025.3583947"},{"key":"ref16","article-title":"introducing cdna architecture, the all-new amd gpu architecture for the modern era of hpc ai","author":"inc","year":"2020"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1498765.1498785"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2790411"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2022.3207195"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HCS59251.2023.10254711"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731694"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185427"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/4235.996017"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/SEED55351.2022.00013"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00047"},{"key":"ref26","first-page":"197","article-title":"Mgpusim: Enabling multi-gpu performance modeling and optimization","volume-title":"Proceedings of the 46th International Symposium on Computer Architecture","author":"Sun"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3676641.3716246"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3193354"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/iedm13553.2020.9372039"}],"event":{"name":"2026 Design, Automation & Test in Europe Conference (DATE)","location":"Verona, Italy","start":{"date-parts":[[2026,4,20]]},"end":{"date-parts":[[2026,4,22]]}},"container-title":["2026 Design, Automation & Test in Europe Conference (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11539023\/11539024\/11539177.pdf?arnumber=11539177","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T05:12:44Z","timestamp":1780636364000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11539177\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,20]]},"references-count":29,"URL":"https:\/\/doi.org\/10.23919\/date69613.2026.11539177","relation":{},"subject":[],"published":{"date-parts":[[2026,4,20]]}}}