{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T06:02:20Z","timestamp":1780639340236,"version":"3.54.1"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,4,20]],"date-time":"2026-04-20T00:00:00Z","timestamp":1776643200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,20]],"date-time":"2026-04-20T00:00:00Z","timestamp":1776643200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100008081","name":"Southeast University","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100008081","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,4,20]]},"DOI":"10.23919\/date69613.2026.11539196","type":"proceedings-article","created":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T19:53:10Z","timestamp":1780602790000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["Breaking the BRAM Wall: Scalable Vina FPGA Acceleration via Distributed Grid Storage and Cross-Board Long-Ring Pipelines"],"prefix":"10.23919","author":[{"given":"Ankun","family":"Tian","sequence":"first","affiliation":[{"name":"Southeast University,School of Integrated Circuits,Nanjing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shidi","family":"Tang","sequence":"additional","affiliation":[{"name":"Southeast University,School of Integrated Circuits,Nanjing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ruiqi","family":"Chen","sequence":"additional","affiliation":[{"name":"Vrije Universiteit Brussel,ETRO,Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ming","family":"Ling","sequence":"additional","affiliation":[{"name":"Southeast University,School of Integrated Circuits,Nanjing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1146\/annurev-biochem-030222-120000"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1002\/jcc.21334"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCBB.2024.3467127"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1021\/acs.jcim.2c01504"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3217275"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2024.3388323"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC49654.2021.9622838"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3581784.3607100"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2025.3568360"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2024.3420441"},{"key":"ref11","first-page":"1","article-title":"Scale-out acceleration for 3d CNN-based lung nodule segmentation on a multi-FPGA system","volume-title":"Proceedings of the 56th Annual Design Automation Conference 2019","author":"Shen"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3000118"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2024.3371332"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.2998284"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00051"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/CANDARW51189.2020.00082"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC56007.2022.10031528"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1021\/jm030580l"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1006\/jmbi.1996.0897"}],"event":{"name":"2026 Design, Automation &amp; Test in Europe Conference (DATE)","location":"Verona, Italy","start":{"date-parts":[[2026,4,20]]},"end":{"date-parts":[[2026,4,22]]}},"container-title":["2026 Design, Automation &amp;amp; Test in Europe Conference (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11539023\/11539024\/11539196.pdf?arnumber=11539196","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T05:18:45Z","timestamp":1780636725000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11539196\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,20]]},"references-count":19,"URL":"https:\/\/doi.org\/10.23919\/date69613.2026.11539196","relation":{},"subject":[],"published":{"date-parts":[[2026,4,20]]}}}