{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T06:00:48Z","timestamp":1780639248562,"version":"3.54.1"},"reference-count":40,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,4,20]],"date-time":"2026-04-20T00:00:00Z","timestamp":1776643200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,20]],"date-time":"2026-04-20T00:00:00Z","timestamp":1776643200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,4,20]]},"DOI":"10.23919\/date69613.2026.11539274","type":"proceedings-article","created":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T19:53:10Z","timestamp":1780602790000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["MIRAGE:MRAM-Based Near ADC-Less Compute-In-Memory Macro for Deep Learning Acceleration"],"prefix":"10.23919","author":[{"given":"Mainakh","family":"Mukherjee","sequence":"first","affiliation":[{"name":"Purdue University,School of Electrical and Computer Engineering,West Lafayette,IN,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ayan B.","family":"Pranta","sequence":"additional","affiliation":[{"name":"Purdue University,School of Electrical and Computer Engineering,West Lafayette,IN,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Utkarsh","family":"Saxena","sequence":"additional","affiliation":[{"name":"Purdue University,School of Electrical and Computer Engineering,West Lafayette,IN,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Anushka","family":"Mukherjee","sequence":"additional","affiliation":[{"name":"Purdue University,School of Electrical and Computer Engineering,West Lafayette,IN,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Deepika","family":"Sharma","sequence":"additional","affiliation":[{"name":"Purdue University,School of Electrical and Computer Engineering,West Lafayette,IN,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gaurav Kumar","family":"K","sequence":"additional","affiliation":[{"name":"Purdue University,School of Electrical and Computer Engineering,West Lafayette,IN,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kaushik","family":"Roy","sequence":"additional","affiliation":[{"name":"Purdue University,School of Electrical and Computer Engineering,West Lafayette,IN,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Artificial intelligence index report 2023","author":"Maslej","year":"2023"},{"key":"ref2","article-title":"Machine learning model sizes and the parameter gap","author":"Villalobos","year":"2022"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/977091.977115"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.3025863"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304049"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCASAI.2024.3495587"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICTA53157.2021.9661898"},{"key":"ref9","doi-asserted-by":"crossref","DOI":"10.35848\/1347-4065\/ad93e0","article-title":"A review of SRAM-based compute-in-memory circuits","author":"Yoshioka","year":"2024"},{"key":"ref10","doi-asserted-by":"crossref","DOI":"10.1145\/3531437.3539718","article-title":"A charge domain p-8t SRAM compute-in-memory with low-cost DAC\/ADC operation for 4-bit input processing","author":"Kim","year":"2022"},{"key":"ref11","article-title":"Prcim: a variation-aware binary-neural-network framework for process-resilient compute-in-memory","author":"Le","year":"2021"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3058510"},{"key":"ref13","article-title":"Roadmap to neuromorphic computing with emerging technologies","author":"Xie","year":"2024"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218505"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2021.3092533"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.3010795"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CICC57935.2023.10121243"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-021-04196-6"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2021.3093354"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365984"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2963616"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9181020"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465935"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3528104"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218657"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643502"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED58423.2023.10244291"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067339"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001139"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3069682"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2027907"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-024-59298-8"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3125685"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC54400.2022.9939618"},{"key":"ref35","article-title":"Error-aware training for in-RRAM computing design considering non-ideal effects in crossbar arrays and peripheral circuits","volume-title":"Proceedings of the ACM International Symposium on Computer Architecture and Machine Learning Systems (SysML)","author":"Zhou"},{"issue":"52","key":"ref36","first-page":"2204944","article-title":"Compute-in-memory with non-volatile elements for neural networks","volume":"34","author":"Wang","year":"2022","journal-title":"Advanced Materials"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS48785.2022.9937336"},{"key":"ref38","article-title":"Comparative evaluation of memory technologies for synaptic crossbar arrays \u2013 part i: Robustness-driven device-circuit co-design and system implications","author":"Wang","year":"2024","journal-title":"IEEE Transactions on Computers"},{"key":"ref39","article-title":"Comparative evaluation of memory technologies for synaptic crossbar arrays \u2013 part ii: Design knobs and dnn accuracy trends","author":"Wang","year":"2024","journal-title":"IEEE Transactions on Computers"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067339"}],"event":{"name":"2026 Design, Automation & Test in Europe Conference (DATE)","location":"Verona, Italy","start":{"date-parts":[[2026,4,20]]},"end":{"date-parts":[[2026,4,22]]}},"container-title":["2026 Design, Automation & Test in Europe Conference (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11539023\/11539024\/11539274.pdf?arnumber=11539274","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T05:09:09Z","timestamp":1780636149000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11539274\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,20]]},"references-count":40,"URL":"https:\/\/doi.org\/10.23919\/date69613.2026.11539274","relation":{},"subject":[],"published":{"date-parts":[[2026,4,20]]}}}