{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T06:02:04Z","timestamp":1780639324210,"version":"3.54.1"},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,4,20]],"date-time":"2026-04-20T00:00:00Z","timestamp":1776643200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,20]],"date-time":"2026-04-20T00:00:00Z","timestamp":1776643200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,4,20]]},"DOI":"10.23919\/date69613.2026.11539284","type":"proceedings-article","created":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T19:53:10Z","timestamp":1780602790000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["RouterAcc: FPGA Acceleration for VLSI Detailed Router via Hierarchical Storage Mapping"],"prefix":"10.23919","author":[{"given":"Ruiyuan","family":"Guo","sequence":"first","affiliation":[{"name":"Fudan University,State Key Lab of Integrated Chips & Systems, and School of Microelectronics,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zexu","family":"Zhang","sequence":"additional","affiliation":[{"name":"Fuzhou University,College of Computer and Big Data,Fuzhou,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chang","family":"Liu","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Lab of Integrated Chips & Systems, and School of Microelectronics,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Da","family":"Tang","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Lab of Integrated Chips & Systems, and School of Microelectronics,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Weiqi","family":"Shen","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Lab of Integrated Chips & Systems, and School of Microelectronics,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Haodong","family":"Lu","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Lab of Integrated Chips & Systems, and School of Microelectronics,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiqiong","family":"Bai","sequence":"additional","affiliation":[{"name":"Nanjing University of Posts and Telecommunications,School of Integrated Circuit Science and Engineering,Nanjing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kun","family":"Wang","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Lab of Integrated Chips & Systems, and School of Microelectronics,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jianli","family":"Chen","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Lab of Integrated Chips & Systems, and School of Microelectronics,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jun","family":"Yu","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Lab of Integrated Chips & Systems, and School of Microelectronics,China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1145\/1837274.1837324","article-title":"Multi-threaded collision-aware global routing with bounded-length maze routing","volume-title":"Proceedings of the ACM\/IEEE Design Automation Conference (DAC)","author":"Liu"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837324"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657028"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942105"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218646"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3079268"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3003234"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942074"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1155\/2020\/8896386"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2234489"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3184281"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2019.00034"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC52403.2022.9712533"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICM52667.2021.9664960"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218532"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942107"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3177540.3177562"}],"event":{"name":"2026 Design, Automation & Test in Europe Conference (DATE)","location":"Verona, Italy","start":{"date-parts":[[2026,4,20]]},"end":{"date-parts":[[2026,4,22]]}},"container-title":["2026 Design, Automation & Test in Europe Conference (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11539023\/11539024\/11539284.pdf?arnumber=11539284","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T05:15:19Z","timestamp":1780636519000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11539284\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,20]]},"references-count":17,"URL":"https:\/\/doi.org\/10.23919\/date69613.2026.11539284","relation":{},"subject":[],"published":{"date-parts":[[2026,4,20]]}}}