{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T06:01:55Z","timestamp":1780639315488,"version":"3.54.1"},"reference-count":31,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,4,20]],"date-time":"2026-04-20T00:00:00Z","timestamp":1776643200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,20]],"date-time":"2026-04-20T00:00:00Z","timestamp":1776643200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,4,20]]},"DOI":"10.23919\/date69613.2026.11539298","type":"proceedings-article","created":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T19:53:10Z","timestamp":1780602790000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["FLAME: A Framework Exploring Execution Strategies for Multi-Cycle Operations in CGRA"],"prefix":"10.23919","author":[{"given":"Jiajun","family":"Qin","sequence":"first","affiliation":[{"name":"The Chinese University of Hong Kong"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Cheng","family":"Tan","sequence":"additional","affiliation":[{"name":"Google"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ruihong","family":"Yin","sequence":"additional","affiliation":[{"name":"University of Minnesota"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tianhua","family":"Xia","sequence":"additional","affiliation":[{"name":"New York University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sai Qian","family":"Zhang","sequence":"additional","affiliation":[{"name":"New York University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bei","family":"Yu","sequence":"additional","affiliation":[{"name":"The Chinese University of Hong Kong"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00032"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3676641.3716013"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293906"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247873"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00030"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323910"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3669940.3707230"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3132551"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2017.7995277"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD50377.2020.00070"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9473955"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO61859.2024.00099"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-020-01630-2"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP40776.2020.9054613"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582070"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507772"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW63119.2024.00124"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-79025-7_5"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/2.839324"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296444"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1996.564808"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.51"},{"key":"ref24","first-page":"1598","article-title":"A reconfigurable heterogeneous multicore with a homogeneous isa","volume-title":"2016 Design, Automation & Test in Europe Conference & Exhibition (DATE)","author":"Souza"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116408"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323612"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"ref28","first-page":"1","article-title":"Branch-aware loop mapping on cgras","volume-title":"2014 51st ACM\/EDAC\/IEEE Design Automation Conference (DAC)","author":"Hamzeh"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253623"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2997638"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-2370-0"}],"event":{"name":"2026 Design, Automation & Test in Europe Conference (DATE)","location":"Verona, Italy","start":{"date-parts":[[2026,4,20]]},"end":{"date-parts":[[2026,4,22]]}},"container-title":["2026 Design, Automation & Test in Europe Conference (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11539023\/11539024\/11539298.pdf?arnumber=11539298","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T05:14:27Z","timestamp":1780636467000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11539298\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,20]]},"references-count":31,"URL":"https:\/\/doi.org\/10.23919\/date69613.2026.11539298","relation":{},"subject":[],"published":{"date-parts":[[2026,4,20]]}}}