{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T06:01:36Z","timestamp":1780639296030,"version":"3.54.1"},"reference-count":31,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,4,20]],"date-time":"2026-04-20T00:00:00Z","timestamp":1776643200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,20]],"date-time":"2026-04-20T00:00:00Z","timestamp":1776643200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,4,20]]},"DOI":"10.23919\/date69613.2026.11539333","type":"proceedings-article","created":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T19:53:10Z","timestamp":1780602790000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["AutoPMS: A Framework for Automated Power Management System Design via Hierarchical Modeling and Embedded Design Knowledge"],"prefix":"10.23919","author":[{"given":"Bin","family":"Ye","sequence":"first","affiliation":[{"name":"Fudan University,Frontier Institute of Chip and System,Shanghai,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shuo","family":"Li","sequence":"additional","affiliation":[{"name":"Fudan University,Frontier Institute of Chip and System,Shanghai,China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2768826"},{"key":"ref2","first-page":"3306","article-title":"Batch bayesian optimization via multi-objective acquisition ensemble for automated analog circuit design","volume-title":"Proceedings of the 35th International Conference on Machine Learning, volume 80 of Proceedings of Machine Learning Research","author":"Lyu"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586306"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3657380"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247909"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218757"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3120547"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586189"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3153437"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473840"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643552"},{"key":"ref12","article-title":"Lamagic: language-model-based topology generation for analog integrated circuits","volume-title":"Proceedings of the 41st International Conference on Machine Learning, ICML\u201924","author":"Chang"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3194267"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CICC48029.2020.9075924"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3665314.3670848"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2019.8824797"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3296374"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586318"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342094"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062192"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116200"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3084243"},{"key":"ref23","first-page":"1","article-title":"Late breaking results: Analog circuit generator based on deep neural network enhanced combinatorial optimization","volume-title":"2019 56th ACM\/IEEE Design Automation Conference (DAC)","author":"Hakhamaneshi"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2199115"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS46773.2023.10181884"},{"key":"ref26","first-page":"1","article-title":"Hierarchical performance estimation of analog blocks using pareto fronts","volume-title":"6th Conference on Ph.D. Research in Microelectronics & Electronics","author":"Deniz"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691100"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357061"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643445"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3328978"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323720"}],"event":{"name":"2026 Design, Automation & Test in Europe Conference (DATE)","location":"Verona, Italy","start":{"date-parts":[[2026,4,20]]},"end":{"date-parts":[[2026,4,22]]}},"container-title":["2026 Design, Automation & Test in Europe Conference (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11539023\/11539024\/11539333.pdf?arnumber=11539333","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T05:12:29Z","timestamp":1780636349000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11539333\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,20]]},"references-count":31,"URL":"https:\/\/doi.org\/10.23919\/date69613.2026.11539333","relation":{},"subject":[],"published":{"date-parts":[[2026,4,20]]}}}