{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T06:02:05Z","timestamp":1780639325291,"version":"3.54.1"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,4,20]],"date-time":"2026-04-20T00:00:00Z","timestamp":1776643200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,20]],"date-time":"2026-04-20T00:00:00Z","timestamp":1776643200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,4,20]]},"DOI":"10.23919\/date69613.2026.11539347","type":"proceedings-article","created":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T19:53:10Z","timestamp":1780602790000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["FORWORD: Accelerating Formal Datapath Verification via Word-Level Sweeping"],"prefix":"10.23919","author":[{"given":"Ziyi","family":"Yang","sequence":"first","affiliation":[{"name":"Hong Kong University of Science and Technology,Guangzhou"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Guangyu","family":"Hu","sequence":"additional","affiliation":[{"name":"Hong Kong University of Science and Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiaofeng","family":"Zhou","sequence":"additional","affiliation":[{"name":"Hong Kong University of Science and Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mingkai","family":"Miao","sequence":"additional","affiliation":[{"name":"Hong Kong University of Science and Technology,Guangzhou"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Changyuan","family":"Yu","sequence":"additional","affiliation":[{"name":"Hong Kong University of Science and Technology,Guangzhou"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wei","family":"Zhang","sequence":"additional","affiliation":[{"name":"Hong Kong University of Science and Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hongce","family":"Zhang","sequence":"additional","affiliation":[{"name":"Hong Kong University of Science and Technology,Guangzhou"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"ref2","article-title":"SpinalHDL: An alternative hardware description language","volume-title":"Talk at FOSDEM 2017","author":"Papon","year":"2017"},{"key":"ref3","volume-title":"High-level synthesis","volume":"1","author":"Coussy","year":"2010"},{"key":"ref4","article-title":"FRAIGs: A unifying representation for logic synthesis and verification","author":"Mishchenko","year":"2005","journal-title":"tech. rep., ERL Technical Report"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-37703-7_1"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-00768-2_16"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-78800-3_24"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-99524-9_24"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-96145-3_32"},{"key":"ref10","article-title":"Yosys-a free Verilog synthesis suite","volume-title":"Proceedings of the 21st Austrian Workshop on Microelectronics (Austrochip)","volume":"97","author":"Wolf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323876"},{"key":"ref13","first-page":"8","article-title":"CaDiCaL, Gimsatul, IsaSAT and Kissat entering the SAT Competition 2024","volume-title":"Proc. of SAT Competition 2024 \u2013 Solver, Benchmark and Proof Checker Descriptions","volume":"B-2024-1","author":"Biere"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-80223-3_26"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.23919\/DATE64628.2025.10993061"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2946254"}],"event":{"name":"2026 Design, Automation & Test in Europe Conference (DATE)","location":"Verona, Italy","start":{"date-parts":[[2026,4,20]]},"end":{"date-parts":[[2026,4,22]]}},"container-title":["2026 Design, Automation & Test in Europe Conference (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11539023\/11539024\/11539347.pdf?arnumber=11539347","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T05:15:20Z","timestamp":1780636520000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11539347\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,20]]},"references-count":16,"URL":"https:\/\/doi.org\/10.23919\/date69613.2026.11539347","relation":{},"subject":[],"published":{"date-parts":[[2026,4,20]]}}}