{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T06:02:04Z","timestamp":1780639324282,"version":"3.54.1"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,4,20]],"date-time":"2026-04-20T00:00:00Z","timestamp":1776643200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,20]],"date-time":"2026-04-20T00:00:00Z","timestamp":1776643200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,4,20]]},"DOI":"10.23919\/date69613.2026.11539374","type":"proceedings-article","created":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T19:53:10Z","timestamp":1780602790000},"page":"1-3","source":"Crossref","is-referenced-by-count":0,"title":["SMIX: Schedulable Instruction Set Architecture Extension Interface for Multi-Operand Operators"],"prefix":"10.23919","author":[{"given":"Shufan","family":"He","sequence":"first","affiliation":[{"name":"Peking University,School of Computer Science,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hanmo","family":"Wang","sequence":"additional","affiliation":[{"name":"Peking University,School of Computer Science,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kefa","family":"Chen","sequence":"additional","affiliation":[{"name":"Peking University,School of Computer Science,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xuyin","family":"Chen","sequence":"additional","affiliation":[{"name":"Peking University,School of Computer Science,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xianhua","family":"Liu","sequence":"additional","affiliation":[{"name":"Peking University,School of Computer Science,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chun","family":"Yang","sequence":"additional","affiliation":[{"name":"Peking University,School of Computer Science,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.40"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2873289"},{"key":"ref3","article-title":"The rocket chip generator","volume-title":"Technical Report UCB\/EECS-2016-17","author":"Asanovi\u0107","year":"2016"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530432"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480094"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146924"},{"key":"ref7","first-page":"334","article-title":"Fast, quasi-optimal, and pipelined instruction-set extensions","volume-title":"2008 Asia and South Pacific Design Automation Conference","author":"Verma"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046206"}],"event":{"name":"2026 Design, Automation & Test in Europe Conference (DATE)","location":"Verona, Italy","start":{"date-parts":[[2026,4,20]]},"end":{"date-parts":[[2026,4,22]]}},"container-title":["2026 Design, Automation & Test in Europe Conference (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11539023\/11539024\/11539374.pdf?arnumber=11539374","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T05:15:17Z","timestamp":1780636517000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11539374\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,20]]},"references-count":8,"URL":"https:\/\/doi.org\/10.23919\/date69613.2026.11539374","relation":{},"subject":[],"published":{"date-parts":[[2026,4,20]]}}}