{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,30]],"date-time":"2026-06-30T21:17:53Z","timestamp":1782854273530,"version":"3.54.5"},"reference-count":35,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,4,20]],"date-time":"2026-04-20T00:00:00Z","timestamp":1776643200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,20]],"date-time":"2026-04-20T00:00:00Z","timestamp":1776643200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002367","name":"Chinese Academy of Sciences","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002367","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,4,20]]},"DOI":"10.23919\/date69613.2026.11539409","type":"proceedings-article","created":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T19:53:10Z","timestamp":1780602790000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["CISim: ISA-Agnostic Custom Instruction Simulation for General-Purpose Processor"],"prefix":"10.23919","author":[{"given":"Xiaoyu","family":"Hao","sequence":"first","affiliation":[{"name":"University of Science and Technology of China,School of Computer Science and Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sen","family":"Zhang","sequence":"additional","affiliation":[{"name":"University of Science and Technology of China,School of Computer Science and Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Liang","family":"Qiao","sequence":"additional","affiliation":[{"name":"University of Science and Technology of China,School of Computer Science and Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jun","family":"Shi","sequence":"additional","affiliation":[{"name":"University of Science and Technology of China,School of Computer Science and Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Junshi","family":"Chen","sequence":"additional","affiliation":[{"name":"University of Science and Technology of China,School of Computer Science and Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hong","family":"An","sequence":"additional","affiliation":[{"name":"University of Science and Technology of China,School of Computer Science and Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS48437.2020.00029"},{"key":"ref2","article-title":"The gem5 simulator: Version 20.0+","author":"Lowe-Power","year":"2020"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485963"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1054907.1054914"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00047"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783751"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557175"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/605432.605403"},{"key":"ref12","article-title":"Spec cpu 2006"},{"key":"ref13","article-title":"Spec cpu 2017"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2014.6983050"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.23919\/DATE64628.2025.10993202"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3620666.3651375"},{"key":"ref17","first-page":"169","article-title":"Scaie-v: an open-source scalable interface for isa extensions for risc-v processors","volume-title":"Proceedings of the 59th ACM\/IEEE Design Automation Conference","author":"Damian"},{"key":"ref18","article-title":"Innovate by customized instructions, but without fragmenting the ecosystem","author":"Yiu"},{"key":"ref19","first-page":"6","article-title":"The rocket chip generator","volume-title":"EECS Department, University of California, Berkeley, Tech. Rep. UCB\/EECS-2016-17","volume":"4","author":"Asanovic","year":"2016"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.59"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2016.7581272"},{"key":"ref22","article-title":"Gcc, the gnu compiler collection"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2476801"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2954679.2872412"},{"key":"ref25","first-page":"268","article-title":"Archexplorer: Microarchitecture exploration via bottleneck analysis","volume-title":"Proceedings of the 56th Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Bai"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/40.848473"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480094"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304062"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3721145.3730421"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809439"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/144965.145006"},{"key":"ref32","first-page":"23","article-title":"A case for (partially) tagged geometric history length branch prediction","volume":"8","author":"Seznec","year":"2006","journal-title":"The Journal of Instruction-Level Parallelism"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2024.103080"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1289881.1289905"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783752"}],"event":{"name":"2026 Design, Automation & Test in Europe Conference (DATE)","location":"Verona, Italy","start":{"date-parts":[[2026,4,20]]},"end":{"date-parts":[[2026,4,22]]}},"container-title":["2026 Design, Automation & Test in Europe Conference (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11539023\/11539024\/11539409.pdf?arnumber=11539409","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,30]],"date-time":"2026-06-30T20:20:15Z","timestamp":1782850815000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11539409\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,20]]},"references-count":35,"URL":"https:\/\/doi.org\/10.23919\/date69613.2026.11539409","relation":{},"subject":[],"published":{"date-parts":[[2026,4,20]]}}}