{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T06:02:09Z","timestamp":1780639329709,"version":"3.54.1"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,4,20]],"date-time":"2026-04-20T00:00:00Z","timestamp":1776643200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,20]],"date-time":"2026-04-20T00:00:00Z","timestamp":1776643200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,4,20]]},"DOI":"10.23919\/date69613.2026.11539424","type":"proceedings-article","created":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T19:53:10Z","timestamp":1780602790000},"page":"1-3","source":"Crossref","is-referenced-by-count":0,"title":["Optimizing Multibit Flip-Flop Banking via Agile In-Placement PPA Co-Optimization"],"prefix":"10.23919","author":[{"given":"Huan-Yuan","family":"Chen","sequence":"first","affiliation":[{"name":"National Yang Ming Chiao Tung University,Institute of Electronics,Hsinchu,Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yu-Ruei","family":"Lin","sequence":"additional","affiliation":[{"name":"National Yang Ming Chiao Tung University,Institute of Electronics,Hsinchu,Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mark Po-Hung","family":"Lin","sequence":"additional","affiliation":[{"name":"National Yang Ming Chiao Tung University,Institute of Electronics,Hsinchu,Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hung-Ming","family":"Chen","sequence":"additional","affiliation":[{"name":"National Yang Ming Chiao Tung University,Institute of Electronics,Hsinchu,Taiwan"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","article-title":"(Invited Paper) 2024 ICCAD CAD Contest Problem B: Power and Timing Optimization Using Multibit Flip-Flop","volume-title":"Proc. ICCAD","author":"Yang"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3626184.3633327"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654155"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2177460"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2177459"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2491477.2491484"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2190535"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2451916.2451955"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2376988"},{"key":"ref10","first-page":"1","article-title":"Generation of Mixed-Driving Multi-Bit Flip-Flops for Power Optimization","volume-title":"2022 IEEE\/ACM International Conference On Computer Aided Design (ICCAD)","author":"Liu"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898025"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967047"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3299902.3309753"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218617"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3649476.3658744"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2966998"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3658617.3697725"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810370"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICOA.2018.8370498"},{"key":"ref20","doi-asserted-by":"crossref","DOI":"10.1145\/3649329.3658264","article-title":"Binding Multi-bit Flip-flop Cells through Design and Technology Co-optimization","volume-title":"Proceedings of the 61st ACM\/IEEE Design Automation Conference (DAC \u201924)","author":"Jeong"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/971697.602266"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DAC63849.2025.11133043"}],"event":{"name":"2026 Design, Automation & Test in Europe Conference (DATE)","location":"Verona, Italy","start":{"date-parts":[[2026,4,20]]},"end":{"date-parts":[[2026,4,22]]}},"container-title":["2026 Design, Automation & Test in Europe Conference (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11539023\/11539024\/11539424.pdf?arnumber=11539424","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T05:16:34Z","timestamp":1780636594000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11539424\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,20]]},"references-count":22,"URL":"https:\/\/doi.org\/10.23919\/date69613.2026.11539424","relation":{},"subject":[],"published":{"date-parts":[[2026,4,20]]}}}