{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,27]],"date-time":"2026-10-27T12:02:47Z","timestamp":1793102567297,"version":"4.5.0"},"reference-count":32,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,4,20]],"date-time":"2026-04-20T00:00:00Z","timestamp":1776643200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,20]],"date-time":"2026-04-20T00:00:00Z","timestamp":1776643200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000780","name":"European Commission","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000780","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,4,20]]},"DOI":"10.23919\/date69613.2026.11539466","type":"proceedings-article","created":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T19:53:10Z","timestamp":1780602790000},"page":"1-7","source":"Crossref","is-referenced-by-count":1,"title":["A Graph-Theoretic Framework for Randomness Optimization in First-Order Masked Circuits"],"prefix":"10.23919","author":[{"given":"Dilip Kumar","family":"S. V","sequence":"first","affiliation":[{"name":"KU Leuven,COSIC, ESAT,Leuven,Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Benedikt","family":"Gierlichs","sequence":"additional","affiliation":[{"name":"KU Leuven,COSIC, ESAT,Leuven,Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ingrid","family":"Verbauwhede","sequence":"additional","affiliation":[{"name":"KU Leuven,COSIC, ESAT,Leuven,Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48405-1_25"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45418-7_17"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48405-1_26"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45146-4_27"},{"issue":"3","key":"ref5","first-page":"89","article-title":"Composable masking schemes in the presence of physical defaults & the robust probing model","volume-title":"IACR Transactions on Cryptographic Hardware and Embedded Systems","volume":"2018","author":"Faust","year":"2018"},{"key":"ref6","first-page":"529","volume-title":"Threshold Implementations Against Side-Channel Attacks and Glitches.","author":"Nikova","year":"2006"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-33027-8_5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2996366.2996426"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2021.i3.708-755"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2021.i1.305-342"},{"key":"ref11","first-page":"2016\/1061","article-title":"Changing of the guards: a simple and efficient method for achieving uniformity in threshold sharing","volume-title":"Cryptology ePrint Archive","author":"Daemen","year":"2016"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2022.i3.114-140"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2022.i4.188-227"},{"key":"ref14","volume-title":"Computers and Intractability; A Guide to the Theory of NP-Completeness.","author":"Garey","year":"1990"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-30436-1_24"},{"issue":"4","key":"ref16","first-page":"311","article-title":"Prolead: A probing-based hardware leakage detection tool","volume-title":"IACR Transactions on Cryptographic Hardware and Embedded Systems","volume":"2022","author":"M\u00fcller","year":"2022"},{"issue":"3","key":"ref17","first-page":"431","article-title":"Multiplicative masking for aes in hardware","volume-title":"IACR Transactions on Cryptographic Hardware and Embedded Systems","volume":"2018","author":"De Meyer","year":"2018"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3022979"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45146-4_27"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3548606.3559362"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53622-3"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/359094.359101"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44709-1_2"},{"issue":"3","key":"ref24","first-page":"500","article-title":"Compress: Generate small and fast masked pipelined circuits","volume-title":"IACR Transactions on Cryptographic Hardware and Embedded Systems","volume":"2024","author":"Cassiers","year":"2024"},{"key":"ref25","doi-asserted-by":"crossref","DOI":"10.46586\/tches.v2024.i3.500-529","article-title":"Compress: Generate small and fast masked pipelined circuits","volume-title":"source code repository, commit 01afd26","author":"Cassiers","year":"2024"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/322092.322099"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1960.5219822"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1973.5009159"},{"issue":"1","key":"ref29","first-page":"656","article-title":"Efficient and composable masked aes s-box designs using optimized inverters","volume-title":"IACR Transactions on Cryptographic Hardware and Embedded Systems","volume":"2025","author":"Had\u017ei\u0107","year":"2024"},{"issue":"3","key":"ref30","first-page":"603","article-title":"Low-latency masked gadgets robust against physical defaults with application to ascon","volume-title":"IACR Transactions on Cryptographic Hardware and Embedded Systems","volume":"2024","author":"Cassiers","year":"2024"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2020.2971153"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2024.i4.451-482"}],"event":{"name":"2026 Design, Automation & Test in Europe Conference (DATE)","location":"Verona, Italy","start":{"date-parts":[[2026,4,20]]},"end":{"date-parts":[[2026,4,22]]}},"container-title":["2026 Design, Automation & Test in Europe Conference (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11539023\/11539024\/11539466.pdf?arnumber=11539466","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T05:07:57Z","timestamp":1780636077000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11539466\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,20]]},"references-count":32,"URL":"https:\/\/doi.org\/10.23919\/date69613.2026.11539466","relation":{},"subject":[],"published":{"date-parts":[[2026,4,20]]}}}