{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T06:02:14Z","timestamp":1780639334464,"version":"3.54.1"},"reference-count":30,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,4,20]],"date-time":"2026-04-20T00:00:00Z","timestamp":1776643200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,20]],"date-time":"2026-04-20T00:00:00Z","timestamp":1776643200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,4,20]]},"DOI":"10.23919\/date69613.2026.11539657","type":"proceedings-article","created":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T19:53:10Z","timestamp":1780602790000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["A Reusable Methodology for High-Performance Interconnects using a Standard-Cell based Asynchronous NoC Router"],"prefix":"10.23919","author":[{"given":"Chonghui","family":"Zhang","sequence":"first","affiliation":[{"name":"University of Science and Technology of China,Hefei,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yizhe","family":"Hu","sequence":"additional","affiliation":[{"name":"University of Science and Technology of China,Hefei,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yi","family":"Kang","sequence":"additional","affiliation":[{"name":"University of Science and Technology of China,Hefei,China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454441"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2960207"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2818950.2818951"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC55480.2022.9911456"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.61"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/NoCArc64615.2024.10749933"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000976"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3748258"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.151"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2259038"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9317(00)80065-9"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474396"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.112130359"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3357045"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2005.11"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2750171"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON52560.2021.9620247"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20050067"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.3002790"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2015.7250461"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744777"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2611497"},{"key":"ref23","first-page":"315","article-title":"Petrify: A Tool for Manipulating Concurrent Specifications and Synthesis of Asynchronous Controllers","volume":"E80-D","author":"Cortadella","year":"1997","journal-title":"IEICE Transactions on Information and Systems"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2018.00036"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2003.1199173"},{"key":"ref26","article-title":"A theory of asynchronous circuits","author":"Muller","year":"1959","journal-title":"theory of switching"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2010.11"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2001.914068"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2014.7004164"},{"key":"ref30","author":"Becker","year":"2012","journal-title":"Efficient microarchitecture for network-on-chip routers."}],"event":{"name":"2026 Design, Automation & Test in Europe Conference (DATE)","location":"Verona, Italy","start":{"date-parts":[[2026,4,20]]},"end":{"date-parts":[[2026,4,22]]}},"container-title":["2026 Design, Automation & Test in Europe Conference (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11539023\/11539024\/11539657.pdf?arnumber=11539657","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T05:17:55Z","timestamp":1780636675000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11539657\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,20]]},"references-count":30,"URL":"https:\/\/doi.org\/10.23919\/date69613.2026.11539657","relation":{},"subject":[],"published":{"date-parts":[[2026,4,20]]}}}