{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T06:02:26Z","timestamp":1780639346603,"version":"3.54.1"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,4,20]],"date-time":"2026-04-20T00:00:00Z","timestamp":1776643200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,20]],"date-time":"2026-04-20T00:00:00Z","timestamp":1776643200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,4,20]]},"DOI":"10.23919\/date69613.2026.11539682","type":"proceedings-article","created":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T19:53:10Z","timestamp":1780602790000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["LiveVerilogEval: Contamination Free and Automatically Scalable Benchmark for Verilog Code Generation"],"prefix":"10.23919","author":[{"given":"Charles","family":"Young","sequence":"first","affiliation":[{"name":"Peking University,School of Computer Science,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hao","family":"Yu","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences,Institute of Automation,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dezhi","family":"Ran","sequence":"additional","affiliation":[{"name":"Peking University,School of Computer Science,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Qingchen","family":"Zhai","sequence":"additional","affiliation":[{"name":"Chinese Academy of Sciences,Institute of Automation,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tianqi","family":"Qiu","sequence":"additional","affiliation":[{"name":"Beijing Jiaotong University,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Frank","family":"Qu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bangyan","family":"Wang","sequence":"additional","affiliation":[{"name":"Hong Kong University of Science and Technology,Hong Kong,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[{"name":"Hong Kong University of Science and Technology,Hong Kong,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tao","family":"Xie","sequence":"additional","affiliation":[{"name":"Peking University,School of Computer Science,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3643681"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/LAD62341.2024.10691788"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323812"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473904"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICLAD65226.2025.00017"},{"key":"ref6","article-title":"Live-CodeBench: Holistic and contamination free evaluation of large language models for code","author":"Jain","year":"2024"},{"key":"ref7","article-title":"LiveBench: A challenging, contamination-limited LLM benchmark","author":"White","year":"2025"},{"key":"ref9","volume-title":"YosysHQ","author":"Wolf"},{"key":"ref11","article-title":"Detecting pretraining data from large language models","volume-title":"International Conference on Learning Representations, Poster","author":"Shi"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10137086"},{"key":"ref13","volume-title":"HDLBits","year":"2025"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3718088"},{"key":"ref15","article-title":"RealBench: Benchmarking Verilog generation models with real-world IP designs","author":"Jin","year":"2025"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3676536.3676679"},{"key":"ref17","volume-title":"The ICARUS Verilog compilation system","author":"Williams","year":"2025"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-16214-0_42"}],"event":{"name":"2026 Design, Automation & Test in Europe Conference (DATE)","location":"Verona, Italy","start":{"date-parts":[[2026,4,20]]},"end":{"date-parts":[[2026,4,22]]}},"container-title":["2026 Design, Automation & Test in Europe Conference (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11539023\/11539024\/11539682.pdf?arnumber=11539682","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T05:19:11Z","timestamp":1780636751000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11539682\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,20]]},"references-count":16,"URL":"https:\/\/doi.org\/10.23919\/date69613.2026.11539682","relation":{},"subject":[],"published":{"date-parts":[[2026,4,20]]}}}