{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T06:01:43Z","timestamp":1780639303364,"version":"3.54.1"},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,4,20]],"date-time":"2026-04-20T00:00:00Z","timestamp":1776643200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,20]],"date-time":"2026-04-20T00:00:00Z","timestamp":1776643200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,4,20]]},"DOI":"10.23919\/date69613.2026.11539720","type":"proceedings-article","created":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T19:53:10Z","timestamp":1780602790000},"page":"1-3","source":"Crossref","is-referenced-by-count":0,"title":["ML-DSA-OSH: An Efficient, Open-Source Hardware Implementation of ML-DSA"],"prefix":"10.23919","author":[{"given":"Quinten","family":"Norga","sequence":"first","affiliation":[{"name":"COSIC, KU Leuven,Leuven,Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Suparna","family":"Kundu","sequence":"additional","affiliation":[{"name":"COSIC, KU Leuven,Leuven,Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ingrid","family":"Verbauwhede","sequence":"additional","affiliation":[{"name":"COSIC, KU Leuven,Leuven,Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","article-title":"FIPS 204 Module-Lattice-Based Digital Signature Standard","year":"2024"},{"key":"ref2","article-title":"Module-Lattice-Based Key-Encapsulation Mechanism Standard","year":"2024"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT52863.2021.9609917"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-97348-3_12"},{"key":"ref5","article-title":"Adam\u2019s bridge"},{"issue":"1","key":"ref6","first-page":"270","article-title":"A compact and high-performance hardware architecture for crystals-dilithium","volume-title":"IACR Transactions on Cryptographic Hardware and Embedded Systems","volume":"2022","author":"Zhao","year":"2021"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2023.3274599"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-97-5028-3_4"},{"key":"ref9","article-title":"Improved ML-DSA hardware implementation with first order masking countermeasure","volume-title":"Cryptology ePrint Archive, Paper 2024\/1817","author":"Raj","year":"2024"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SP40001.2021.00093"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT47387.2019.00070"}],"event":{"name":"2026 Design, Automation & Test in Europe Conference (DATE)","location":"Verona, Italy","start":{"date-parts":[[2026,4,20]]},"end":{"date-parts":[[2026,4,22]]}},"container-title":["2026 Design, Automation & Test in Europe Conference (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11539023\/11539024\/11539720.pdf?arnumber=11539720","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T05:13:12Z","timestamp":1780636392000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11539720\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,20]]},"references-count":11,"URL":"https:\/\/doi.org\/10.23919\/date69613.2026.11539720","relation":{},"subject":[],"published":{"date-parts":[[2026,4,20]]}}}