{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T06:02:06Z","timestamp":1780639326149,"version":"3.54.1"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,4,20]],"date-time":"2026-04-20T00:00:00Z","timestamp":1776643200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,20]],"date-time":"2026-04-20T00:00:00Z","timestamp":1776643200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,4,20]]},"DOI":"10.23919\/date69613.2026.11539734","type":"proceedings-article","created":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T19:53:10Z","timestamp":1780602790000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["CHIP-MAP: A Collaborative Optimization Framework for Macro Placement Using Large Language Models"],"prefix":"10.23919","author":[{"given":"Yiming","family":"Du","sequence":"first","affiliation":[{"name":"Peking University,School of Integrated Circuits, Beijing Advanced Innovation Center for Integrated Circuits,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"RenYe","family":"Yan","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits, Beijing Advanced Innovation Center for Integrated Circuits,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yunfan","family":"Yang","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits, Beijing Advanced Innovation Center for Integrated Circuits,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Frank","family":"Qu","sequence":"additional","affiliation":[{"name":"University of California,Department of Electrical and Computer Engineering,Santa Barbara,CA,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jiajun","family":"Tan","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits, Beijing Advanced Innovation Center for Integrated Circuits,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"ZhiYu","family":"Zheng","sequence":"additional","affiliation":[{"name":"Fudan University,State Key Laboratory of Integrated Chip and System,Shanghai,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yiming","family":"Gan","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology,Chinese Academy of Sciences,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ling","family":"Liang","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits, Beijing Advanced Innovation Center for Integrated Circuits,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zongwei","family":"Wang","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits, Beijing Advanced Innovation Center for Integrated Circuits,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"YiMao","family":"Cai","sequence":"additional","affiliation":[{"name":"Peking University,School of Integrated Circuits, Beijing Advanced Innovation Center for Integrated Circuits,Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.14257\/ijhit.2016.9.1.24"},{"key":"ref2","first-page":"1","article-title":"Physically aware synthesis revisited: guiding technology mapping with primitive logic gate placement","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput.-Aided Des. (ICCAD)","author":"Pan"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3698364.3709127"},{"key":"ref4","first-page":"275","article-title":"Progress and challenges in VLSI placement research","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput.-Aided Des. (ICCAD)","author":"Markov"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3626184.3635277"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3626184.3639695"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3569052.3578926"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774725"},{"key":"ref9","article-title":"ChipFormer: Transferable chip placement via offline decision transformer","author":"Lai","year":"2023"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3715324"},{"key":"ref11","first-page":"1","article-title":"ChatPattern: Layout pattern customization via natural language","volume-title":"Proc. ACM\/IEEE Design Autom. Conf. (DAC)","author":"Wang"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2025.3529805"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR52733.2024.01480"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.52202\/068431-1744"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/LAD62341.2024.10691722"},{"key":"ref16","article-title":"OpenROAD"},{"key":"ref17","article-title":"GPT-4o"},{"key":"ref18","article-title":"DeepSeek-R1: Incentivizing Reasoning Capability in LLMs via reinforcement learning"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714812"},{"key":"ref20","article-title":"Benchmarking end-to-end performance of AI-based chip placement algorithms","author":"Wang","year":"2024"}],"event":{"name":"2026 Design, Automation &amp; Test in Europe Conference (DATE)","location":"Verona, Italy","start":{"date-parts":[[2026,4,20]]},"end":{"date-parts":[[2026,4,22]]}},"container-title":["2026 Design, Automation &amp;amp; Test in Europe Conference (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11539023\/11539024\/11539734.pdf?arnumber=11539734","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T05:15:41Z","timestamp":1780636541000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11539734\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,20]]},"references-count":20,"URL":"https:\/\/doi.org\/10.23919\/date69613.2026.11539734","relation":{},"subject":[],"published":{"date-parts":[[2026,4,20]]}}}