{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T06:01:17Z","timestamp":1780639277597,"version":"3.54.1"},"reference-count":42,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,4,20]],"date-time":"2026-04-20T00:00:00Z","timestamp":1776643200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,20]],"date-time":"2026-04-20T00:00:00Z","timestamp":1776643200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,4,20]]},"DOI":"10.23919\/date69613.2026.11539747","type":"proceedings-article","created":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T19:53:10Z","timestamp":1780602790000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["Focus Session: Do Agentic LLMs Change the Paradigm of Hardware Test Generation?"],"prefix":"10.23919","author":[{"given":"Farshad","family":"Firouzi","sequence":"first","affiliation":[{"name":"Arizona State University,Tempe,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pragya","family":"Sharma","sequence":"additional","affiliation":[{"name":"Arizona State University,Tempe,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Agastya","family":"Seth","sequence":"additional","affiliation":[{"name":"Arizona State University,Tempe,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Peter","family":"Domanski","sequence":"additional","affiliation":[{"name":"Arizona State University,Tempe,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bahar","family":"Farahani","sequence":"additional","affiliation":[{"name":"Shahid Beheshti University,Cyberspace Research Institute,Tehran,Iran"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sanmitra","family":"Banerjee","sequence":"additional","affiliation":[{"name":"NVIDIA,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jonti","family":"Talukdar","sequence":"additional","affiliation":[{"name":"NVIDIA,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[{"name":"Arizona State University,Tempe,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ITC58126.2025.00078"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ITC58126.2025.00018"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0940"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.213"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2206781.2206829"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.051"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.119"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2015.7138768"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD66269.2025.11240714"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD65941.2025.00116"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/COINS65080.2025.11125787"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/COINS65080.2025.11125741"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VTS65138.2025.11022936"},{"key":"ref15","first-page":"1","article-title":"Llm-aid: Leveraging large language models for rapid domain-specific accelerator development","volume-title":"Proceedings of the 43rd IEEE\/ACM International Conference on Computer-Aided Design","author":"Firouzi"},{"key":"ref16","article-title":"Chipnemo: Domain-adapted llms for chip design","author":"Liu","year":"2023"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3643681"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10137086"},{"key":"ref19","article-title":"Make every move count: Llm-based high-quality rtl code generation using mcts","author":"DeLorenzo","year":"2024"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/asp-dac58780.2024.10473904"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/LAD62341.2024.10691788"},{"key":"ref22","article-title":"Autochip: Automating hdl generation using llm feedback","author":"Thakur","year":"2023"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/fccm62733.2025.00048"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3383347"},{"key":"ref25","article-title":"Llm4eda: Emerging progress inlarge language models for electronic design automation","author":"Zhong","year":"2023"},{"key":"ref26","first-page":"1","article-title":"Data is all you need: Finetuning llms for chip design via an automated design-data augmentation framework","volume-title":"Proceedings of the 61st ACM\/IEEE Design Automation Conference","author":"Chang"},{"key":"ref27","article-title":"Sentaur: Security enhanced trojan assessment using llms against undesirable revisions","author":"Bhandari","year":"2024"},{"key":"ref28","article-title":"Generating secure hardware using chatgpt resistant to cwes","author":"Nair","year":"2023","journal-title":"Cryptology ePrint Archive"},{"key":"ref29","article-title":"Llm-assisted generation of hardware assertions","author":"Kande","year":"2023"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/PAINE62042.2024.10792717"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2025.3527382"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ICSE-FoSE59343.2023.00008"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/3695988"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323812"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/3643681"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/LAD62341.2024.10691836"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/MLCAD62225.2024.10740226"},{"key":"ref38","article-title":"Silifuzz: Fuzzing cpus by proxy","author":"Serebryany","year":"2021"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ETS61313.2024.10567741"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/DFT63277.2024.10753556"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00045"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798233"}],"event":{"name":"2026 Design, Automation & Test in Europe Conference (DATE)","location":"Verona, Italy","start":{"date-parts":[[2026,4,20]]},"end":{"date-parts":[[2026,4,22]]}},"container-title":["2026 Design, Automation & Test in Europe Conference (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11539023\/11539024\/11539747.pdf?arnumber=11539747","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T05:11:21Z","timestamp":1780636281000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11539747\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,20]]},"references-count":42,"URL":"https:\/\/doi.org\/10.23919\/date69613.2026.11539747","relation":{},"subject":[],"published":{"date-parts":[[2026,4,20]]}}}