{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T09:31:46Z","timestamp":1725442306158},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.23919\/fmcad.2017.8102230","type":"proceedings-article","created":{"date-parts":[[2017,11,9]],"date-time":"2017-11-09T16:49:00Z","timestamp":1510246140000},"page":"6-6","source":"Crossref","is-referenced-by-count":0,"title":["Coalition, intrigue, ambush, destruction and pride: Herding cats can be challenging"],"prefix":"10.23919","author":[{"given":"Jade","family":"Alglave","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1926385.1926394"},{"key":"ref11","first-page":"58","article-title":"A framework for transactional consistency models with atomic visibility","author":"cerone","year":"0","journal-title":"CONCUR 2015"},{"key":"ref12","first-page":"608","article-title":"Modelling the ARMv8 architecture, operationally: Concurrency and ISA","author":"shaked","year":"0","journal-title":"POPL 2016"},{"key":"ref13","first-page":"429","article-title":"Mixed-size concurrency: ARM, POWER, C\/C++11, and SC","author":"shaked","year":"2017","journal-title":"POPL"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1979.1675439"},{"journal-title":"ARM Architecture Reference Manual ARMv 8 for ARMv8-A Architecture Profile","year":"2017","key":"ref15"},{"key":"ref16","article-title":"Linux-kernel memory ordering: Help arrives at last!","author":"paul","year":"2016","journal-title":"LinuxCon Europe"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2837614.2837616"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2254064.2254102"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1993498.1993520"},{"journal-title":"Towards a formalisation of the HSA memory model in the cat language","year":"2015","author":"alglave","key":"ref4"},{"key":"ref3","first-page":"2011","author":"alglave","year":"0","journal-title":"The diy7 tool suite"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/s10703-011-0135-z"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_25"},{"key":"ref8","first-page":"634","article-title":"Overhauling SC atomics in C11 and OpenCL","author":"mark","year":"0","journal-title":"POPL 2016"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2594291.2594347"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-39799-8_9"},{"key":"ref1","article-title":"GPU Concurrency: Weak Behaviours and Programming Assumptions","author":"jade","year":"0","journal-title":"ASPLOS 2015"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2103656.2103717"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1785414.1785443"}],"event":{"name":"2017 Formal Methods in Computer-Aided Design (FMCAD)","start":{"date-parts":[[2017,10,2]]},"location":"Vienna","end":{"date-parts":[[2017,10,6]]}},"container-title":["2017 Formal Methods in Computer Aided Design (FMCAD)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8093672\/8102222\/08102230.pdf?arnumber=8102230","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,11]],"date-time":"2017-12-11T17:41:12Z","timestamp":1513014072000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8102230\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":20,"URL":"https:\/\/doi.org\/10.23919\/fmcad.2017.8102230","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}