{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T18:28:16Z","timestamp":1725733696733},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.23919\/fpl.2017.8056764","type":"proceedings-article","created":{"date-parts":[[2017,10,5]],"date-time":"2017-10-05T20:28:18Z","timestamp":1507235298000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["Optimizing streaming stencil time-step designs via FPGA floorplanning"],"prefix":"10.23919","author":[{"given":"Marco","family":"Rabozzi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giuseppe","family":"Natale","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Biagio","family":"Festa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonio","family":"Miele","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marco D.","family":"Santambrogio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.61"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847270"},{"key":"ref12","first-page":"13","article-title":"Architecture-aware reconfiguration-centric floorplanning for partial reconfiguration","author":"vipin","year":"2012","journal-title":"Proc Intl Conf on Reconfigurable Computing (ARC)"},{"journal-title":"Gurobi Optimizer Reference Manual","year":"2015","key":"ref13"},{"journal-title":"Concorde TSP Solver","year":"2006","author":"applegate","key":"ref14"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2304576.2304619"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2012.107"},{"key":"ref6","first-page":"1581","article-title":"Polyhedron model","author":"feautrier","year":"2011","journal-title":"Encyclopedia of Parallel Computing"},{"key":"ref5","first-page":"77:1","article-title":"A Polyhedral Model-based Framework for Dataflow Implementation on FPGA Devices of Iterative Stencil Loops","author":"natale","year":"2016","journal-title":"Proc of Intl Conf on Computer-Aided Design (ICCAD)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.12"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488797"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/0010-4655(94)90048-5"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1029\/96JC02776"},{"journal-title":"Xilinx Inc","year":"0","key":"ref9"}],"event":{"name":"2017 27th International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2017,9,4]]},"location":"Ghent, Belgium","end":{"date-parts":[[2017,9,8]]}},"container-title":["2017 27th International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8049195\/8056751\/08056764.pdf?arnumber=8056764","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,13]],"date-time":"2017-12-13T21:09:31Z","timestamp":1513199371000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8056764\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":14,"URL":"https:\/\/doi.org\/10.23919\/fpl.2017.8056764","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}