{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T02:04:03Z","timestamp":1725674643244},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.23919\/fpl.2017.8056770","type":"proceedings-article","created":{"date-parts":[[2017,10,5]],"date-time":"2017-10-05T20:28:18Z","timestamp":1507235298000},"page":"1-8","source":"Crossref","is-referenced-by-count":1,"title":["PolyPC: Polymorphic parallel computing framework on embedded reconfigurable system"],"prefix":"10.23919","author":[{"given":"Hongyuan","family":"Ding","sequence":"first","affiliation":[]},{"given":"Miaoqing","family":"Huang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Implementing FPGA Design with the OpenCL Standard","author":"singh","year":"2011","journal-title":"Altera Whitepaper"},{"article-title":"SDAccel Environment User Guide, v2016.3","year":"2016","author":"xilinx","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.93"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718358"},{"journal-title":"Polymorphic Parallel Computing Framework (PolyPC) Repository","year":"0","author":"ding","key":"ref14"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2014.7082748"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2010.49"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2014.7032563"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1944862.1944868"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.19"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/SASP.2009.5226333"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"254","DOI":"10.1145\/2847263.2847273","article-title":"FGPU: An SIMT-Architecture for FPGAs","author":"al kadi","year":"2016","journal-title":"Proceedings of the 2016 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2015.7393366"}],"event":{"name":"2017 27th International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2017,9,4]]},"location":"Ghent, Belgium","end":{"date-parts":[[2017,9,8]]}},"container-title":["2017 27th International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8049195\/8056751\/08056770.pdf?arnumber=8056770","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,4]],"date-time":"2019-10-04T09:00:03Z","timestamp":1570179603000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8056770\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":14,"URL":"https:\/\/doi.org\/10.23919\/fpl.2017.8056770","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}