{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T15:30:56Z","timestamp":1725723056966},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.23919\/fpl.2017.8056800","type":"proceedings-article","created":{"date-parts":[[2017,10,5]],"date-time":"2017-10-05T16:28:18Z","timestamp":1507220898000},"page":"1-4","source":"Crossref","is-referenced-by-count":8,"title":["Accelerating in-system FPGA debug of high-level synthesis circuits using incremental compilation techniques"],"prefix":"10.23919","author":[{"given":"Pavan Kumar","family":"Bussa","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jeffrey","family":"Goeders","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steven J. E.","family":"Wilton","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927495"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2565204"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927496"},{"key":"ref5","first-page":"5","article-title":"Using Source-Level Transformations to Improve High-Level Synthesis Debug and Validation on FPGAs","author":"monson","year":"2015","journal-title":"International Symposium on Field-Programmable Gate Arrays"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjjip.17.242"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2514740"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2003.1227258"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2014.6983050"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2015.25"}],"event":{"name":"2017 27th International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2017,9,4]]},"location":"Ghent, Belgium","end":{"date-parts":[[2017,9,8]]}},"container-title":["2017 27th International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8049195\/8056751\/08056800.pdf?arnumber=8056800","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,13]],"date-time":"2017-12-13T15:41:46Z","timestamp":1513179706000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8056800\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":9,"URL":"https:\/\/doi.org\/10.23919\/fpl.2017.8056800","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}