{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,24]],"date-time":"2026-02-24T17:45:36Z","timestamp":1771955136035,"version":"3.50.1"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.23919\/fpl.2017.8056801","type":"proceedings-article","created":{"date-parts":[[2017,10,5]],"date-time":"2017-10-05T16:28:18Z","timestamp":1507220898000},"page":"1-8","source":"Crossref","is-referenced-by-count":5,"title":["Asynchronous interface FIFO design on FPGA for high-throughput NRZ synchronisation"],"prefix":"10.23919","author":[{"given":"Gengting","family":"Liu","sequence":"first","affiliation":[]},{"given":"James","family":"Garside","sequence":"additional","affiliation":[]},{"given":"Steve","family":"Furber","sequence":"additional","affiliation":[]},{"given":"Luis A.","family":"Plana","sequence":"additional","affiliation":[]},{"given":"Dirk","family":"Koch","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2004.1299298"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.14"},{"key":"ref12","article-title":"Simulation and Synthesis Techniques for Asynchronous FIFO Design","author":"cummings","year":"2002","journal-title":"SNUG 2002 (Syn-opsys Users Group Conference San Jose CA)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2006.16"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2009.13"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2531092"},{"key":"ref16","author":"gray","year":"1953","journal-title":"Pulse Code Communication US Patent Number"},{"key":"ref17","author":"zwolinski","year":"2009","journal-title":"Digital System Design with System Verilog"},{"key":"ref18","first-page":"1","article-title":"Programming in VLSI: From communicating processes to delay-insensitive circuits","author":"martin","year":"1990","journal-title":"Developments in Concurrency and Communication"},{"key":"ref19","article-title":"Spartan-6 Libraries Guide for HDL Designs","year":"2013","journal-title":"UG615 (v 14 7)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2003.1199173"},{"key":"ref3","author":"chapiro","year":"1984","journal-title":"Globally-Asynchronous Locally-Synchronous Systems"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2304638"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.entcs.2008.02.004"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.982426"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2009.21"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1049\/ree.1973.0068"},{"key":"ref20","article-title":"Spartan-6 FPGA Configurable Logic Block User Guide","year":"2010","journal-title":"UG384 (v1 1)"},{"key":"ref21","article-title":"Spartan-6 FPGA Data Sheet: DC and Switching Characteristic","year":"2015","journal-title":"DS162 (v3 1 1)"}],"event":{"name":"2017 27th International Conference on Field Programmable Logic and Applications (FPL)","location":"Ghent, Belgium","start":{"date-parts":[[2017,9,4]]},"end":{"date-parts":[[2017,9,8]]}},"container-title":["2017 27th International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8049195\/8056751\/08056801.pdf?arnumber=8056801","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,27]],"date-time":"2017-10-27T17:40:54Z","timestamp":1509126054000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8056801\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":21,"URL":"https:\/\/doi.org\/10.23919\/fpl.2017.8056801","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}