{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,3]],"date-time":"2025-12-03T20:16:26Z","timestamp":1764792986095,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.23919\/fpl.2017.8056807","type":"proceedings-article","created":{"date-parts":[[2017,10,5]],"date-time":"2017-10-05T16:28:18Z","timestamp":1507220898000},"page":"1-7","source":"Crossref","is-referenced-by-count":19,"title":["Quantifying and mitigating the costs of FPGA virtualization"],"prefix":"10.23919","author":[{"given":"Sadegh","family":"Yazdanshenas","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vaughn","family":"Betz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645496"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689074"},{"journal-title":"Building and using virtual FPGA clusters in data centers","year":"2017","author":"tarafdar","key":"ref12"},{"journal-title":"Virtualizing FPGAs for cloud computing applications","year":"2014","author":"byma","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412118"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577318"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2629442"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.131"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7293956"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2016.7929186"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021742"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1165389.945462"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783710"},{"key":"ref8","article-title":"Intel Stratix 10 MX devices solve the memory bandwidth challenge","author":"deo","year":"0","journal-title":"Intel Whitepaper 2017"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.42"},{"key":"ref2","article-title":"Accelerating deep convolutional neural networks using specialized hardware","volume":"2","author":"ovtcharov","year":"2015","journal-title":"Microsoft Research Whitepaper"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853195"},{"journal-title":"UltraScale Architecture and Product Overview","year":"2016","key":"ref9"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145703"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412110"}],"event":{"name":"2017 27th International Conference on Field Programmable Logic and Applications (FPL)","start":{"date-parts":[[2017,9,4]]},"location":"Ghent, Belgium","end":{"date-parts":[[2017,9,8]]}},"container-title":["2017 27th International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8049195\/8056751\/08056807.pdf?arnumber=8056807","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,27]],"date-time":"2017-10-27T17:50:48Z","timestamp":1509126648000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8056807\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":21,"URL":"https:\/\/doi.org\/10.23919\/fpl.2017.8056807","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}