{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T15:20:10Z","timestamp":1774365610826,"version":"3.50.1"},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.23919\/fpl.2017.8056859","type":"proceedings-article","created":{"date-parts":[[2017,10,5]],"date-time":"2017-10-05T20:28:18Z","timestamp":1507235298000},"page":"1-8","source":"Crossref","is-referenced-by-count":27,"title":["Phase calibrated ring oscillator PUF design and implementation on FPGAs"],"prefix":"10.23919","author":[{"given":"Wei","family":"Yan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chenglu","family":"Jin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fatemeh","family":"Tehranipoor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John A.","family":"Chandy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272255"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272361"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.094"},{"key":"ref13","author":"tehranipoor","year":"2011","journal-title":"Introduction to Hardware Security and Trust"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2013.2287182"},{"key":"ref15","year":"2016","journal-title":"Xilinx 7 Series FPGAs Configuration User Guide UG470"},{"key":"ref16","year":"2014","journal-title":"Xilinx Frequency Counter for Spartan-3E Starter Kit 3 2006 Rev"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1155\/2015\/864812"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495565"},{"key":"ref19","year":"2014","journal-title":"Xilinx Vivado Design Suite User Guide"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2320516"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"63","DOI":"10.1007\/978-3-540-74735-2_5","article-title":"FPGA intrinsic PUFs and their use for IP protection","volume":"4727","author":"guajardo","year":"2007","journal-title":"Cryptographic Hardware and Embedded Systems - CHES 2007"},{"key":"ref6","first-page":"9","article-title":"Physical unclonable functions for device authentication and secret key generation","author":"suh","year":"2007","journal-title":"Proceedings of the 44th Annual Design Automation Conference"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2008.4559053"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2010.5513108"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357137"},{"key":"ref2","author":"gassend","year":"2003","journal-title":"Physical random functions"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1145\/1278480.1278484","article-title":"physical unclonable functions for device authentication and secret key generation","author":"suh","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1873548.1873557"},{"key":"ref20","year":"2014","journal-title":"Xilinx 7 Series FPGAs Configurable Logic Block User Guide"},{"key":"ref22","year":"0","journal-title":"Xilinx “Xilinx Kintex-7 IBIS"},{"key":"ref21","year":"2015","journal-title":"7 Series FPGAs SelectIO Resources User Guide"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.35"},{"key":"ref23","year":"2015","journal-title":"Xilinx Kintex-7 FPGAs Data Sheet DC and AC Switching Characteristics 11"}],"event":{"name":"2017 27th International Conference on Field Programmable Logic and Applications (FPL)","location":"Ghent, Belgium","start":{"date-parts":[[2017,9,4]]},"end":{"date-parts":[[2017,9,8]]}},"container-title":["2017 27th International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8049195\/8056751\/08056859.pdf?arnumber=8056859","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,4]],"date-time":"2019-10-04T08:59:45Z","timestamp":1570179585000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8056859\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":24,"URL":"https:\/\/doi.org\/10.23919\/fpl.2017.8056859","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}