{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,20]],"date-time":"2026-06-20T16:32:28Z","timestamp":1781973148556,"version":"3.54.5"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.23919\/fpl.2017.8056860","type":"proceedings-article","created":{"date-parts":[[2017,10,5]],"date-time":"2017-10-05T20:28:18Z","timestamp":1507235298000},"page":"1-7","source":"Crossref","is-referenced-by-count":46,"title":["A pythonic approach for rapid hardware prototyping and instrumentation"],"prefix":"10.23919","author":[{"given":"John","family":"Clow","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Georgios","family":"Tzimpragos","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Deeksha","family":"Dangwal","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sammy","family":"Guo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Joseph","family":"McMahan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Timothy","family":"Sherwood","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508258"},{"key":"ref11","volume":"29","author":"srivastava","year":"1994","journal-title":"ATOM A system for building customized program analysis tools ACM"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"190","DOI":"10.1145\/1064978.1065034","article-title":"Pin: building customized program analysis tools with dynamic instrumentation","volume":"40","author":"luk","year":"2005","journal-title":"ACM SIGPLAN Notices"},{"key":"ref13","author":"nethercote","year":"2006","journal-title":"Building workload characterization source valgrind"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751886"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253181"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1145\/2654822.2541958","article-title":"Uncertaint: A first-order type for uncertain data","volume":"42","author":"bornholt","year":"2014","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037733"},{"key":"ref18","first-page":"3","article-title":"Icarus verilog: Open-source verilog more than a year later","volume":"2002","author":"williams","year":"2002","journal-title":"Linux J"},{"key":"ref19","author":"strombergson","year":"2017","journal-title":"Verilog implementation of the symmetric block cipher AES"},{"key":"ref4","first-page":"5","article-title":"Myhdl: a python-based hardware description language","volume":"2004","author":"decaluwe","year":"2004","journal-title":"Linux Journal"},{"key":"ref3","author":"baaij","year":"2009","journal-title":"ClasH From Haskell to Hardware"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2010.5724624"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.50"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1973.5009159"},{"key":"ref7","author":"mashtizadeh","year":"2007","journal-title":"PHDL A Python hardware design framework"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"ref1","article-title":"Yosys manual","author":"wolf","year":"0"},{"key":"ref9","author":"bhargav","year":"2008","journal-title":"FPGA-based 128-bit AES decryption"},{"key":"ref20","author":"usselmann","year":"2016","journal-title":"AES (Rijndael) IP Core"},{"key":"ref22","author":"lujan","year":"2016","journal-title":"VHDL Implementation of a basic Pipesource processor"},{"key":"ref21","author":"mahler","year":"2016","journal-title":"MIPS CPU implemented in Verilog"}],"event":{"name":"2017 27th International Conference on Field Programmable Logic and Applications (FPL)","location":"Ghent, Belgium","start":{"date-parts":[[2017,9,4]]},"end":{"date-parts":[[2017,9,8]]}},"container-title":["2017 27th International Conference on Field Programmable Logic and Applications (FPL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8049195\/8056751\/08056860.pdf?arnumber=8056860","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,18]],"date-time":"2020-10-18T20:41:17Z","timestamp":1603053677000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8056860\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":22,"URL":"https:\/\/doi.org\/10.23919\/fpl.2017.8056860","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}