{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,31]],"date-time":"2024-10-31T02:55:37Z","timestamp":1730343337128,"version":"3.28.0"},"reference-count":36,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,4]]},"DOI":"10.23919\/fruct48808.2020.9087371","type":"proceedings-article","created":{"date-parts":[[2020,5,8]],"date-time":"2020-05-08T02:17:22Z","timestamp":1588904242000},"page":"429-437","source":"Crossref","is-referenced-by-count":5,"title":["An Approach to Dynamic Reconfigurable Transport Protocol Controller Unit Development"],"prefix":"10.23919","author":[{"given":"Elena","family":"Suvorova","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.4018\/IJERTCS.2014100103"},{"key":"ref32","article-title":"Real Time Video Data Transmission in SpaceFibre Networks with the ESDP Transport Protocol","author":"khakhulin","year":"2016","journal-title":"Spacewire conference"},{"key":"ref31","article-title":"Streaming Transport Protocols for SpaceWire Networks","author":"sheynin","year":"2010","journal-title":"International SpaceWire Conference"},{"journal-title":"ECSSGEGSTG50G52C SpaceWire - Remote memory access protocol","year":"2010","key":"ref30"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/WECONF.2019.8840128"},{"key":"ref35","first-page":"98","article-title":"Programmable Logic Controller - Basic Structure and Idea of Programming","author":"hrynkiewicz","year":"2012","journal-title":"PRZEGL?D ELEKTROTECHNICZNY (Electrical Review) ISSN 0033-2097 R 88 NR 11b"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHIP.2018.8573494"},{"year":"0","key":"ref10"},{"year":"0","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IranianCEE.2013.6599683"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2000832.2000835"},{"key":"ref14","volume":"45","author":"karatkevich","year":"0","journal-title":"Design of reconfigurable logic controllers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2406859"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICSEC.2014.7024295"},{"key":"ref17","first-page":"741","article-title":"Synthesis of high-speed finite state machines in FPGAs by state splitting","year":"2016","journal-title":"Computer Information Systems and Industrial Management 15th IFIPTC8 International Conference CISIM 2016"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2034167"},{"journal-title":"Tensilica’s White Paper","article-title":"The What, Why and How of Configurable Processors","year":"2008","key":"ref19"},{"journal-title":"Cypress Semiconductor Corporation","article-title":"PSoC® 4: PSoC 4200 Family Datasheet","year":"0","key":"ref28"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2013.04.005"},{"journal-title":"SHARC® Processor Programming Reference Revision 2 4","year":"2013","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-0791-1"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-12267-5_6"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/IEMCON.2015.7344528"},{"key":"ref5","article-title":"Reconfigurable Multi-Array Architecture for Low- Power and High-Speed Embedded Systems","volume":"11","author":"yoonjin","year":"2011","journal-title":"Journal of Semiconductor Technology and Science"},{"journal-title":"Achronix Semiconductor Corporation","article-title":"Speedcore eFPGA Datasheet (DS003)","year":"0","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/el:20072329"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2008.4492725"},{"journal-title":"eFPGA IP and electronic diagnostics","year":"0","key":"ref9"},{"key":"ref1","first-page":"269","article-title":"Reconfigurable Computing Architecture","author":"azarian","year":"0","journal-title":"Survey and introduction 978-1-4244-4520-2\/09 IEEE 2009"},{"journal-title":"Xtensa Instruction Set Architecture (ISA) Reference Manual Tensilica Inc","year":"2007","key":"ref20"},{"journal-title":"Xtensa LX7 Processor Tensilica Datasheet","first-page":"13","year":"2016","key":"ref22"},{"journal-title":"Xtenta LX2 Microprocessor Data Book Tensilica Inc","year":"2008","key":"ref21"},{"journal-title":"ARC Processor Core Fujitsu Microelectronics America Inc","year":"2016","key":"ref24"},{"journal-title":"ARChitect Processor Configurator Arc com","first-page":"3","year":"2014","key":"ref23"},{"key":"ref26","article-title":"The graphics card as a stream computer","author":"venkatasubramanian","year":"2003","journal-title":"SIGMOD DIMACS"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1220582"}],"event":{"name":"2020 26th Conference of Open Innovations Association (FRUCT)","start":{"date-parts":[[2020,4,20]]},"location":"Yaroslavl, Russia","end":{"date-parts":[[2020,4,24]]}},"container-title":["2020 26th Conference of Open Innovations Association (FRUCT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9082548\/9087349\/09087371.pdf?arnumber=9087371","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,17]],"date-time":"2022-01-17T21:30:10Z","timestamp":1642455010000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9087371\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,4]]},"references-count":36,"URL":"https:\/\/doi.org\/10.23919\/fruct48808.2020.9087371","relation":{},"subject":[],"published":{"date-parts":[[2020,4]]}}}