{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T03:53:26Z","timestamp":1780372406736,"version":"3.54.1"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,2,19]],"date-time":"2023-02-19T00:00:00Z","timestamp":1676764800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,2,19]],"date-time":"2023-02-19T00:00:00Z","timestamp":1676764800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,2,19]]},"DOI":"10.23919\/icact56868.2023.10079513","type":"proceedings-article","created":{"date-parts":[[2023,3,29]],"date-time":"2023-03-29T13:39:53Z","timestamp":1680097193000},"page":"448-453","source":"Crossref","is-referenced-by-count":2,"title":["Scheduling Memory Access Optimization for HBM Based on CLOS"],"prefix":"10.23919","author":[{"given":"Shuang","family":"Xue","sequence":"first","affiliation":[{"name":"University of Science and Technology of China,State Key Laboratory of Particle Detection and Electronics,Hefei,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Huawei","family":"Liang","sequence":"additional","affiliation":[{"name":"University of Science and Technology of China,State Key Laboratory of Particle Detection and Electronics,Hefei,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Qizhe","family":"Wu","sequence":"additional","affiliation":[{"name":"University of Science and Technology of China,State Key Laboratory of Particle Detection and Electronics,Hefei,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xi","family":"Jin","sequence":"additional","affiliation":[{"name":"University of Science and Technology of China,State Key Laboratory of Particle Detection and Electronics,Hefei,China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref13","article-title":"Alveo U50 Data Center Accelerator Card User Guide","year":"2020"},{"key":"ref12","article-title":"Alveo U280 Data Center Accelerator Card User Guide","year":"2020"},{"key":"ref23","article-title":"AMBA AXI and ACE Protocol Specification AXI3, AXI4, and AXI4-Lite, ACE and ACE-Lite","year":"2011"},{"key":"ref15","article-title":"UltraScale Architecture Memory Resources (UG573)","year":"2020"},{"key":"ref14","article-title":"AXI High Bandwidth Memory Controller v1.0","year":"2020"},{"key":"ref20","first-page":"93","article-title":"Understanding performance differences of FPGAs and GPUs","author":"cong","year":"2018","journal-title":"IEEE Symp Field-Programmable Custom Comput Machines"},{"key":"ref11","article-title":"High Bandwidth Memory (HBM2) Interface Intel FPGA IP User Guide","year":"2020"},{"key":"ref22","article-title":"Vivado High-level Synthesis (UG902)","year":"2020"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/EDGE50951.2020.00012"},{"key":"ref21","article-title":"Vitis Unified Software Platform","year":"2020"},{"key":"ref2","article-title":"Virtex UltraScale+ HBM FPGA: A Revolutionary Increase in Memory Performance","author":"wissolik","year":"2019"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW52791.2021.00030"},{"key":"ref17","article-title":"High Bandwidth Memory (HBM) DRAM","year":"2020"},{"key":"ref16","article-title":"Optimizing memory performance of Xilinx FPGAs under Vitis","author":"li","year":"2020"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM48280.2020.00024"},{"key":"ref18","article-title":"When HLS meets FPGA HBM: Benchmarking and bandwidth optimization","author":"choi","year":"2020"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPL50879.2020.00013"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-44534-8_23"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439301"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/373574.373576"},{"key":"ref3","first-page":"93","article-title":"Understanding Performance Differences of FPGAs and GPUs","author":"cong","year":"2018","journal-title":"IEEE 26th Annu Int Symp Field-Prog Custom Comput Mach (FCCM)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FPL50879.2020.00014"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2017.7939084"}],"event":{"name":"2023 25th International Conference on Advanced Communication Technology (ICACT)","location":"Pyeongchang, Korea, Republic of","start":{"date-parts":[[2023,2,19]]},"end":{"date-parts":[[2023,2,22]]}},"container-title":["2023 25th International Conference on Advanced Communication Technology (ICACT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10079232\/10079243\/10079513.pdf?arnumber=10079513","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,12,11]],"date-time":"2023-12-11T14:00:37Z","timestamp":1702303237000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10079513\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,2,19]]},"references-count":23,"URL":"https:\/\/doi.org\/10.23919\/icact56868.2023.10079513","relation":{},"subject":[],"published":{"date-parts":[[2023,2,19]]}}}