{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,31]],"date-time":"2024-10-31T03:08:35Z","timestamp":1730344115560,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,5]]},"DOI":"10.23919\/mipro.2017.7973399","type":"proceedings-article","created":{"date-parts":[[2017,7,25]],"date-time":"2017-07-25T19:28:35Z","timestamp":1501010915000},"page":"103-108","source":"Crossref","is-referenced-by-count":0,"title":["Analog to digital signal converters for BiCMOS quaternary digital systems"],"prefix":"10.23919","author":[{"given":"Dusanka","family":"Bundalo","sequence":"first","affiliation":[]},{"given":"Zlatko","family":"Bundalo","sequence":"additional","affiliation":[]},{"given":"Drazen","family":"Pasalic","sequence":"additional","affiliation":[]},{"given":"Branimir","family":"Cvijic","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"110","article-title":"Quaternary sequential circuits","author":"patel","year":"2010","journal-title":"International Journal of Computer Science and Network Security"},{"key":"ref3","first-page":"538","article-title":"Quaternary CMOS combinational logic circuits","author":"patel","year":"2009","journal-title":"Proceedings of International Conference on Information and Multimedia Technology"},{"key":"ref10","first-page":"el2.1","article-title":"CMOS and BiCMOS logic circuits for conversion from low to high logic level","author":"bundalo","year":"2007","journal-title":"Proc 51st Conf ETRAN"},{"key":"ref6","first-page":"622","article-title":"Development of 2-Digit analog-to-digital converter","volume":"17","author":"farhana","year":"2012","journal-title":"World Applied Sciences Journal"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2007.5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.79495"},{"key":"ref7","first-page":"27","article-title":"Analog to quaternary digital CMOS converters","author":"bundalo","year":"2013","journal-title":"Proceedings of 22nd International Scientific Conference ERK2013"},{"key":"ref2","first-page":"1","article-title":"Multiple - valued logic in VLSI design","author":"dubrova","year":"2002","journal-title":"International Journal on Multiple-Valued Logic"},{"key":"ref9","first-page":"el4.1","article-title":"Logic circuits for interconnection of ternary and binary CMOS digital circuits and systems","author":"bundalo","year":"2011","journal-title":"Proc 55th ETRAN Conference"},{"key":"ref1","first-page":"340","article-title":"Multiple-valued logic in VLSI: challenges and opportunities","author":"dubova","year":"1999","journal-title":"Proceedings of Conference NORCHIP'99"}],"event":{"name":"2017 40th International Convention on Information and Communication Technology, Electronics and Microelectronics (MIPRO)","start":{"date-parts":[[2017,5,22]]},"location":"Opatija, Croatia","end":{"date-parts":[[2017,5,26]]}},"container-title":["2017 40th International Convention on Information and Communication Technology, Electronics and Microelectronics (MIPRO)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7958418\/7973374\/07973399.pdf?arnumber=7973399","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,8,16]],"date-time":"2017-08-16T15:33:59Z","timestamp":1502897639000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7973399\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5]]},"references-count":10,"URL":"https:\/\/doi.org\/10.23919\/mipro.2017.7973399","relation":{},"subject":[],"published":{"date-parts":[[2017,5]]}}}