{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,31]],"date-time":"2024-10-31T03:11:07Z","timestamp":1730344267235,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,5]]},"DOI":"10.23919\/mipro.2018.8400159","type":"proceedings-article","created":{"date-parts":[[2018,7,30]],"date-time":"2018-07-30T17:43:43Z","timestamp":1532972623000},"page":"0861-0866","source":"Crossref","is-referenced-by-count":2,"title":["Memory-aware multiobjective design space exploration of heteregeneous MPSoC"],"prefix":"10.23919","author":[{"given":"N.","family":"Frid","sequence":"first","affiliation":[]},{"given":"V.","family":"Sruk","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2016.05.002"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4235.996017"},{"journal-title":"Moea framework","year":"2016","author":"hadka","key":"ref12"},{"journal-title":"Project Scheduling Problem Library - PSPLIB","year":"2018","key":"ref13"},{"journal-title":"Xilinx Zynq-7000 All Programmable SoC ZC706 EvaluationKit","year":"2018","key":"ref14"},{"key":"ref15","article-title":"The Parallella Board","volume":"5252","author":"branke","year":"2018","journal-title":"Multiobjective optimization"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269069"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419677"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2005.45"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630101"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2181848"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2006.22"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1155\/2007\/82123"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"467","DOI":"10.1109\/JPROC.2006.890107","article-title":"Quo vadis, SLD? Reasoning about the trends and challenges of system level design","volume":"95","author":"sangiovanni-vincentelli","year":"2007","journal-title":"Proc IEEE"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCSE.2012.64"}],"event":{"name":"2018 41st International Convention on Information and Communication Technology, Electronics and Microelectronics (MIPRO)","start":{"date-parts":[[2018,5,21]]},"location":"Opatija","end":{"date-parts":[[2018,5,25]]}},"container-title":["2018 41st International Convention on Information and Communication Technology, Electronics and Microelectronics (MIPRO)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8392484\/8399814\/08400159.pdf?arnumber=8400159","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T05:41:00Z","timestamp":1598247660000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8400159\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5]]},"references-count":15,"URL":"https:\/\/doi.org\/10.23919\/mipro.2018.8400159","relation":{},"subject":[],"published":{"date-parts":[[2018,5]]}}}