{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,31]],"date-time":"2024-10-31T03:06:28Z","timestamp":1730343988803,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,9,27]],"date-time":"2021-09-27T00:00:00Z","timestamp":1632700800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,9,27]],"date-time":"2021-09-27T00:00:00Z","timestamp":1632700800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,9,27]]},"DOI":"10.23919\/mipro52101.2021.9597036","type":"proceedings-article","created":{"date-parts":[[2021,11,15]],"date-time":"2021-11-15T22:54:21Z","timestamp":1637016861000},"page":"125-130","source":"Crossref","is-referenced-by-count":1,"title":["Simulation Analysis of XOR Gates Implemented with a Memristor-Based Neural Network"],"prefix":"10.23919","author":[{"given":"A.","family":"Zeljko","sequence":"first","affiliation":[{"name":"Computational Nanoelectronics Group Micro and Nano Electronics Laboratory, University of Zagreb,Faculty of Electrical Engineering and Computing,Zagreb,HR,Croatia,10000"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"I.","family":"Prevaric","sequence":"additional","affiliation":[{"name":"Computational Nanoelectronics Group Micro and Nano Electronics Laboratory, University of Zagreb,Faculty of Electrical Engineering and Computing,Zagreb,HR,Croatia,10000"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Poljak","sequence":"additional","affiliation":[{"name":"Computational Nanoelectronics Group Micro and Nano Electronics Laboratory, University of Zagreb,Faculty of Electrical Engineering and Computing,Zagreb,HR,Croatia,10000"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/S0893-6080(97)00011-7"},{"key":"ref11","first-page":"807","article-title":"Rectified Linear Units Improve Restricted Boltzmann Machines Vinod Nair","volume":"27","author":"nair","year":"0","journal-title":"Proceedings of ICML"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2003.820440"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2790840"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1002\/aisy.202000040"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2011.6033439"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2011.5941495"},{"journal-title":"Memristor Device Modeling and Circuit Design for Read Out Integrated Circuits Memory Architectures and Neuromorphic Systems","year":"2014","author":"yakopcic","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2010.5596775"},{"journal-title":"Simulations of artificial neural network with memristive devices","year":"2012","author":"tran","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MPOT.2012.2216298"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2008.4687366"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2012.2229715"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2729787"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2011.00026"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2671433"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-019-1677-2"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.5573\/JSTS.2014.14.3.356"}],"event":{"name":"2021 44th International Convention on Information, Communication and Electronic Technology (MIPRO)","start":{"date-parts":[[2021,9,27]]},"location":"Opatija, Croatia","end":{"date-parts":[[2021,10,1]]}},"container-title":["2021 44th International Convention on Information, Communication and Electronic Technology (MIPRO)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9594913\/9596611\/09597036.pdf?arnumber=9597036","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,23]],"date-time":"2022-05-23T21:24:05Z","timestamp":1653341045000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9597036\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9,27]]},"references-count":20,"URL":"https:\/\/doi.org\/10.23919\/mipro52101.2021.9597036","relation":{},"subject":[],"published":{"date-parts":[[2021,9,27]]}}}