{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,31]],"date-time":"2024-10-31T03:12:03Z","timestamp":1730344323277,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,6]]},"DOI":"10.23919\/mixdes.2017.8004587","type":"proceedings-article","created":{"date-parts":[[2017,8,29]],"date-time":"2017-08-29T18:42:47Z","timestamp":1504032167000},"page":"21-26","source":"Crossref","is-referenced-by-count":2,"title":["The future of CMOS: More Moore or the next big thing?"],"prefix":"10.23919","author":[{"given":"Wieslaw","family":"Kuzmicz","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2577629"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2013.6575912"},{"key":"ref12","article-title":"First demonstration of Ge nanowire CMOS circuits: lowest SS of 64 mV\/dec, highest gmax of 1057 µS\/µm in Ge nFETs and highest maximum voltage gain of 54 V\/V in Ge CMOS inverters","author":"wu","year":"2015","journal-title":"IEDM"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1038\/srep24654"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1038\/ncomms14948"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1126\/science.aaj1628"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1974.1050511"},{"key":"ref3","article-title":"Semiconductor Industry from 2015 to 2025","author":"jones","year":"2017","journal-title":"International Business Strategies (IBS) whitepaper 2015"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2013.2252317"},{"journal-title":"Presented at Intel's Manufacturing Day 28 03 2017","year":"0","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2010.15"},{"key":"ref7","first-page":"749","author":"dupre","year":"2008","journal-title":"15nm-diameter 3D stacked nanowires with independent gates operation ?FET IEDM Tech Dig"},{"journal-title":"International Technology Roadmap for Semiconductors ITRS 2 0","year":"2017","key":"ref2"},{"key":"ref1","article-title":"Cramming more components onto integrated circuits","volume":"38","author":"moore","year":"1965","journal-title":"Electronics"},{"key":"ref9","first-page":"145","article-title":"Twin gate, vertical slit FET (VeSFET) for highly periodic layout and 3D integration","author":"maly","year":"2011","journal-title":"Proc MIXDES 2011"}],"event":{"name":"2017 MIXDES - 24th International Conference \"Mixed Design of Integrated Circuits and Systems\"","start":{"date-parts":[[2017,6,22]]},"location":"Bydgoszcz, Poland","end":{"date-parts":[[2017,6,24]]}},"container-title":["2017 MIXDES - 24th International Conference \"Mixed Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7999199\/8004577\/08004587.pdf?arnumber=8004587","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,3]],"date-time":"2017-10-03T02:48:18Z","timestamp":1506998898000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8004587\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6]]},"references-count":15,"URL":"https:\/\/doi.org\/10.23919\/mixdes.2017.8004587","relation":{},"subject":[],"published":{"date-parts":[[2017,6]]}}}