{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:52:57Z","timestamp":1729666377447,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,6]]},"DOI":"10.23919\/mixdes.2017.8005193","type":"proceedings-article","created":{"date-parts":[[2017,8,29]],"date-time":"2017-08-29T18:42:47Z","timestamp":1504032167000},"page":"250-253","source":"Crossref","is-referenced-by-count":3,"title":["Designing HFPGA-based Mealy FSMs with transformation of output functions"],"prefix":"10.23919","author":[{"given":"Kamil","family":"Mielcarek","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexander","family":"Barkalov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Larysa","family":"Titarenko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Xilinx","year":"2016","key":"ref10"},{"key":"ref11","first-page":"151","article-title":"Design of Mealy Finite-State Machines with the transformation of object codes","volume":"15","author":"barkalov","year":"2005","journal-title":"International Journal of Applied Mathematics and Computer Science"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.ifacol.2015.08.131"},{"journal-title":"LGSynth93","article-title":"International Workshop on logic synthesis benchmark suite (LGSynth93)","year":"1993","key":"ref13"},{"key":"ref14","volume":"294","author":"sklyarov","year":"2014","journal-title":"Synthesis and optimization of FPGA-based systems ser Lecture notes in electrical engineering"},{"key":"ref4","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-04309-3","volume":"53","author":"barkalov","year":"2009","journal-title":"Logic Synthesis for FSM-based Control Units ser Lecture Notes in Electrical Engineering"},{"key":"ref3","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-36166-1","volume":"231","author":"czerwinski","year":"2013","journal-title":"Finite State Machine Logic Synthesis for Complex Programmable Logic Devices ser Lecture notes in electrical engineering"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISIE.2007.4374972"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/329166.329183"},{"key":"ref8","first-page":"159","volume":"11","year":"2004","journal-title":"On routing architecture for hybrid FPGA"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/228370.228371"},{"journal-title":"Synthesis and Optimization of Digital Circuits","year":"1994","author":"micheli","key":"ref2"},{"journal-title":"Logic Design of Digital Systems","year":"2008","author":"baranov","key":"ref1"},{"journal-title":"Altera","year":"2016","key":"ref9"}],"event":{"name":"2017 MIXDES - 24th International Conference \"Mixed Design of Integrated Circuits and Systems\"","start":{"date-parts":[[2017,6,22]]},"location":"Bydgoszcz, Poland","end":{"date-parts":[[2017,6,24]]}},"container-title":["2017 MIXDES - 24th International Conference \"Mixed Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7999199\/8004577\/08005193.pdf?arnumber=8005193","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,2]],"date-time":"2019-10-02T22:17:46Z","timestamp":1570054666000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8005193\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6]]},"references-count":14,"URL":"https:\/\/doi.org\/10.23919\/mixdes.2017.8005193","relation":{},"subject":[],"published":{"date-parts":[[2017,6]]}}}