{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,31]],"date-time":"2024-10-31T03:12:49Z","timestamp":1730344369091,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,6]]},"DOI":"10.23919\/mixdes.2018.8436684","type":"proceedings-article","created":{"date-parts":[[2018,8,17]],"date-time":"2018-08-17T20:14:20Z","timestamp":1534536860000},"page":"145-148","source":"Crossref","is-referenced-by-count":1,"title":["Encoding of Terms in LUT-based Mealy FSMs"],"prefix":"10.23919","author":[{"given":"Alexander","family":"Barkalov","sequence":"first","affiliation":[]},{"given":"Larysa","family":"Titarenko","sequence":"additional","affiliation":[]},{"given":"Malgorzata","family":"Mazurkiewicz","sequence":"additional","affiliation":[]},{"given":"Kamil","family":"Mielcarek","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Xilinx","year":"0","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3393-8"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/s10559-012-9410-2"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269007"},{"key":"ref14","article-title":"SIS: a system for sequential circuit synthesis","author":"sentowich","year":"1992","journal-title":"Tech Rep"},{"key":"ref15","first-page":"1","article-title":"Design of emb-based moore fsms","volume":"26","author":"kolopie?czyk","year":"2017","journal-title":"Journal of Circuits Systems and Computers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISIE.2007.4374972"},{"journal-title":"Digital Systems Design with FPGAs and CPLDs","year":"2008","author":"grout","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MOCAST.2016.7495106"},{"key":"ref19","first-page":"557","author":"mielcarek","year":"2017","journal-title":"Designing Moore FSM with Transformation of State Codes"},{"key":"ref4","doi-asserted-by":"crossref","DOI":"10.1201\/9780080494456","author":"zeidman","year":"2002","journal-title":"Designing with FPGAs and CPLDs"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1002\/9780470987629"},{"key":"ref6","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-36166-1","volume":"231","author":"czerwinski","year":"2013","journal-title":"Finite State Machine Logic Synthesis for Complex Programmable Logic Devices ser Lecture notes in electrical engineering"},{"key":"ref5","volume":"38","author":"barkalov","year":"2015","journal-title":"Logic synthesis for FPGA-based Finite State Machines ser Studies in Systems Decision and Control"},{"journal-title":"FPGAs Instant access","year":"2008","author":"maxfield","key":"ref8"},{"key":"ref7","volume":"294","author":"sklyarov","year":"2014","journal-title":"Synthesis and optimization of FPGA-based systems ser Lecture notes in electrical engineering"},{"journal-title":"Synthesis and Optimization of Digital Circuits","year":"1994","author":"micheli","key":"ref2"},{"journal-title":"Logic and System Design of Digital Systems","year":"2008","author":"baranov","key":"ref1"},{"journal-title":"Altera","year":"0","key":"ref9"},{"journal-title":"Benchmarks test","article-title":"International Workshop on logic synthesis benchmark suite (LGSynth93)","year":"1993","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-17545-9_5"},{"journal-title":"FPGA-Based System Design ser Prentice Hall modern semiconductor design series","year":"2004","author":"wolf","key":"ref21"},{"journal-title":"DEMAIN","year":"2018","key":"ref23"}],"event":{"name":"2018 25th International Conference \"Mixed Design of Integrated Circuits and System\" (MIXDES)","start":{"date-parts":[[2018,6,21]]},"location":"Gdynia, Poland","end":{"date-parts":[[2018,6,23]]}},"container-title":["2018 25th International Conference \"Mixed Design of Integrated Circuits and System\" (MIXDES)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8422065\/8436585\/08436684.pdf?arnumber=8436684","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,23]],"date-time":"2020-08-23T22:18:12Z","timestamp":1598221092000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8436684\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6]]},"references-count":23,"URL":"https:\/\/doi.org\/10.23919\/mixdes.2018.8436684","relation":{},"subject":[],"published":{"date-parts":[[2018,6]]}}}