{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,1]],"date-time":"2025-08-01T03:55:54Z","timestamp":1754020554788,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,6]]},"DOI":"10.23919\/mixdes.2018.8436764","type":"proceedings-article","created":{"date-parts":[[2018,8,17]],"date-time":"2018-08-17T16:14:20Z","timestamp":1534522460000},"page":"165-168","source":"Crossref","is-referenced-by-count":7,"title":["Low-Power 13-Bit DAC with a Novel Architecture in SA-ADC"],"prefix":"10.23919","author":[{"given":"Taher","family":"Aspokeh","sequence":"first","affiliation":[]},{"given":"Abdollah","family":"Amini","sequence":"additional","affiliation":[]},{"given":"Ali","family":"Baradaranrezaeii","sequence":"additional","affiliation":[]},{"given":"Mahdi","family":"Yazdani","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2011.10.003"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.910495"},{"journal-title":"A 125MS\/s Self-Latch Low-Power Comparator in CMOS Process","year":"0","author":"baradaranreaeii","key":"ref10"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.910469"},{"key":"ref11","first-page":"234","article-title":"A 6-bit 800MS\/s Flash ADC in CMOS","author":"ghasemzadeh","year":"2015","journal-title":"IEEE International Conference Mixed Design of Integrated Circuits and Systems (MIXDES)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IRANIANCEE.2010.5507030"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271470"},{"key":"ref7","article-title":"A 10-b, 500-MSample\/s CMOS DAC in 0. 6 mm2","volume":"33","author":"lin","year":"1998","journal-title":"IEEE Journal of Solid-State Circuits"},{"journal-title":"Low-Power Digital CMOS Design","year":"1995","author":"brodersen","key":"ref2"},{"journal-title":"CMOS Circuit Design Layout and Simulation","year":"1998","author":"baker","key":"ref9"},{"journal-title":"Low-Voltage Low-Power CMOS Current Conveyors","year":"2003","author":"ferri","key":"ref1"}],"event":{"name":"2018 25th International Conference \"Mixed Design of Integrated Circuits and System\" (MIXDES)","start":{"date-parts":[[2018,6,21]]},"location":"Gdynia, Poland","end":{"date-parts":[[2018,6,23]]}},"container-title":["2018 25th International Conference \"Mixed Design of Integrated Circuits and System\" (MIXDES)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8422065\/8436585\/08436764.pdf?arnumber=8436764","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,23]],"date-time":"2020-08-23T21:13:31Z","timestamp":1598217211000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8436764\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6]]},"references-count":11,"URL":"https:\/\/doi.org\/10.23919\/mixdes.2018.8436764","relation":{},"subject":[],"published":{"date-parts":[[2018,6]]}}}