{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,31]],"date-time":"2024-10-31T03:12:57Z","timestamp":1730344377437,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,6]]},"DOI":"10.23919\/mixdes.2018.8436803","type":"proceedings-article","created":{"date-parts":[[2018,8,17]],"date-time":"2018-08-17T20:14:20Z","timestamp":1534536860000},"page":"149-153","source":"Crossref","is-referenced-by-count":1,"title":["High Resolution Latched Comparator Implemented in 22 nm FD-SOI Process"],"prefix":"10.23919","author":[{"given":"Zbigniew","family":"Jaworski","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271875"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/GCCT.2015.7342642"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2013.6662236"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2017.8010143"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-7091-6657-4_8"},{"key":"ref15","first-page":"172","article-title":"Extension of Inductive Fault Analysis to Parametric Faults in Analog Circuits With Application to Test Generation","author":"jaworski","year":"1997","journal-title":"VLSI Test Symposium 1997 15th IEEE"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.2011.6081792"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2015.7324717"},{"key":"ref4","first-page":"92 9031","author":"jedrzejewski","year":"2014","journal-title":"Evolution of architectures and conversion algorithms in adaptive sub-ranging AD converters"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MIXDES.2016.7529741"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2017.7981602"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/MIXDES.2017.8005181"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICMEL.2004.1314889"},{"key":"ref7","first-page":"101 750a","volume":"10175","author":"jaworski","year":"2016","journal-title":"A 10 Gs\/s latched comparator with dynamic offset cancellation in 28nm FD-SOI process"},{"key":"ref2","first-page":"1017509-1017509-9","volume":"10175","author":"jaworski","year":"2016","journal-title":"A fully differential ota with dynamic offset cancellation in 28nm fd-soi process"},{"key":"ref1","first-page":"89 020z","volume":"8902","author":"jaworski","year":"2013","journal-title":"Robustness of digital approach to mismatch compensation in analog circuits realized in nanometer technologies"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2011.6026358"}],"event":{"name":"2018 25th International Conference \"Mixed Design of Integrated Circuits and System\" (MIXDES)","start":{"date-parts":[[2018,6,21]]},"location":"Gdynia, Poland","end":{"date-parts":[[2018,6,23]]}},"container-title":["2018 25th International Conference \"Mixed Design of Integrated Circuits and System\" (MIXDES)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8422065\/8436585\/08436803.pdf?arnumber=8436803","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T01:13:37Z","timestamp":1598231617000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8436803\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6]]},"references-count":17,"URL":"https:\/\/doi.org\/10.23919\/mixdes.2018.8436803","relation":{},"subject":[],"published":{"date-parts":[[2018,6]]}}}