{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,31]],"date-time":"2024-10-31T03:13:04Z","timestamp":1730344384846,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,6]]},"DOI":"10.23919\/mixdes.2018.8436886","type":"proceedings-article","created":{"date-parts":[[2018,8,17]],"date-time":"2018-08-17T16:14:20Z","timestamp":1534522460000},"page":"258-261","source":"Crossref","is-referenced-by-count":0,"title":["Thermal-aware Floorplanning Guidelines for 3D ICs with Integrated Microchannels"],"prefix":"10.23919","author":[{"given":"Piotr","family":"Zajqc","sequence":"first","affiliation":[]},{"given":"Melvin","family":"Galicia","sequence":"additional","affiliation":[]},{"given":"Andrzej","family":"Napieralski","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382591"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2012.03.005"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.asoc.2015.04.052"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2017.04.023"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/THERMINIC.2016.7749033"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653749"},{"key":"ref16","article-title":"On the Applicability of Single-Layer Integrated Microchannel Cooling in 3D ICs","author":"zajac","year":"2017","journal-title":"to be published in 19th International Conference on Thermal Mechanical and Multiphysics Simulation and Experiments in Microelectronics and Microsystems (EuroSimE)"},{"key":"ref17","first-page":"79","article-title":"Chapter 2-Micro-Fluidic Cooling for Stacked 3D-ICs: Fundamentals, Modeling and Design","volume":"88","author":"shi","year":"2013","journal-title":"Editor (s) Ali Hurson Advances in Computers"},{"journal-title":"Intel® Core™ i7-5960X product specification","year":"0","key":"ref4"},{"key":"ref3","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4419-0784-4","author":"xie","year":"2010","journal-title":"Three-Dimensional Integrated Circuit Design EDA Design and Microarchitectures"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2009.6041327"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/STHERM.2005.1412151"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MIXDES.2016.7529743"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1115\/1.1839582"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1201\/9781315215709"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISAPM.2011.6105753"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/MIXDES.2017.8005236"}],"event":{"name":"2018 25th International Conference \"Mixed Design of Integrated Circuits and System\" (MIXDES)","start":{"date-parts":[[2018,6,21]]},"location":"Gdynia, Poland","end":{"date-parts":[[2018,6,23]]}},"container-title":["2018 25th International Conference \"Mixed Design of Integrated Circuits and System\" (MIXDES)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8422065\/8436585\/08436886.pdf?arnumber=8436886","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,23]],"date-time":"2020-08-23T21:14:04Z","timestamp":1598217244000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8436886\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6]]},"references-count":17,"URL":"https:\/\/doi.org\/10.23919\/mixdes.2018.8436886","relation":{},"subject":[],"published":{"date-parts":[[2018,6]]}}}