{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,4]],"date-time":"2026-05-04T23:18:56Z","timestamp":1777936736384,"version":"3.51.4"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,6]]},"DOI":"10.23919\/mixdes.2018.8436891","type":"proceedings-article","created":{"date-parts":[[2018,8,17]],"date-time":"2018-08-17T20:14:20Z","timestamp":1534536860000},"page":"184-187","source":"Crossref","is-referenced-by-count":3,"title":["Parallel, Asynchronous Winner Selection Circuit for Hardware Implemented Self-Organizing Maps"],"prefix":"10.23919","author":[{"given":"Tomasz","family":"Talaska","sequence":"first","affiliation":[]},{"given":"Marta","family":"Kolasa","sequence":"additional","affiliation":[]},{"given":"Rafal","family":"Dlugosz","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-56927-2","author":"kohonen","year":"2001","journal-title":"Self-Organizing Maps"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2092827"},{"key":"ref10","first-page":"59","article-title":"Bitwise Competition Logic for Compact Digital Comparator","author":"kim","year":"2007","journal-title":"IEEE Asian Solid-State Circuits Conference"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.amc.2017.02.030"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2011.2169809"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2010.2046497"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/S0893-6080(02)00073-4"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"661","DOI":"10.1109\/TNNLS.2015.2434847","article-title":"Analog Programmable Distance Calculation Circuit for Winner Takes All Neural Network Realized in the CMOS Technology","volume":"27","author":"talaska","year":"2016","journal-title":"IEEE Transactions Neural Networks and Learning Systems"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2011.09.002"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPR.2004.1334273"}],"event":{"name":"2018 25th International Conference \"Mixed Design of Integrated Circuits and System\" (MIXDES)","location":"Gdynia, Poland","start":{"date-parts":[[2018,6,21]]},"end":{"date-parts":[[2018,6,23]]}},"container-title":["2018 25th International Conference \"Mixed Design of Integrated Circuits and System\" (MIXDES)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8422065\/8436585\/08436891.pdf?arnumber=8436891","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T01:14:04Z","timestamp":1598231644000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8436891\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6]]},"references-count":10,"URL":"https:\/\/doi.org\/10.23919\/mixdes.2018.8436891","relation":{},"subject":[],"published":{"date-parts":[[2018,6]]}}}