{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T05:49:30Z","timestamp":1747892970469,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,6]]},"DOI":"10.23919\/mixdes.2018.8436901","type":"proceedings-article","created":{"date-parts":[[2018,8,17]],"date-time":"2018-08-17T20:14:20Z","timestamp":1534536860000},"page":"215-217","source":"Crossref","is-referenced-by-count":5,"title":["Ultra Low-power, High-speed Digital Comparator"],"prefix":"10.23919","author":[{"given":"Mehdi","family":"Ghasemzadeh","sequence":"first","affiliation":[]},{"given":"Saeid","family":"Najafibisfar","sequence":"additional","affiliation":[]},{"given":"Abdollah","family":"Amini","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MCD.1986.6311821"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.16303"},{"key":"ref12","first-page":"1599","article-title":"A 4. 2GHz, 3. 3mW, 1. 1pJ, 90nm 64-bit New Digital Comparator with 1. 2 Clock Pipeline Delay","volume":"37","author":"larijani","year":"2002","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380797"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MIXDES.2016.7529721"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MIXDES.2014.6872170"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MIXDES.2015.7208523"},{"key":"ref4","first-page":"59","article-title":"Bitwise competition logic for compact digital comparator","author":"kim","year":"2007","journal-title":"IEEE Asian Solid-State Circuits Conference"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119884"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1983.1051937"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"283","DOI":"10.1109\/VDAT.2009.5158150","article-title":"A 1. 55 ns 0. 015 mm 2 64-bit Quad Number Comparator","author":"kim","year":"2009","journal-title":"International Symposium on VLSI Design Automation and Test"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1982.1051786"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.487999"},{"key":"ref2","first-page":"307","article-title":"Sorting networks and their applications","author":"batcher","year":"1968","journal-title":"Proceedings of AFIPS Spring Joint Computer Conference"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:19982348"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1109\/4.179199","article-title":"Analysis and design of a new race-free four-phase CMOS logic","volume":"28","author":"wu","year":"1993","journal-title":"IEEE Journal of Solid-State Circuits"}],"event":{"name":"2018 25th International Conference \"Mixed Design of Integrated Circuits and System\" (MIXDES)","start":{"date-parts":[[2018,6,21]]},"location":"Gdynia, Poland","end":{"date-parts":[[2018,6,23]]}},"container-title":["2018 25th International Conference \"Mixed Design of Integrated Circuits and System\" (MIXDES)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8422065\/8436585\/08436901.pdf?arnumber=8436901","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T01:14:11Z","timestamp":1598231651000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8436901\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6]]},"references-count":16,"URL":"https:\/\/doi.org\/10.23919\/mixdes.2018.8436901","relation":{},"subject":[],"published":{"date-parts":[[2018,6]]}}}