{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T04:29:05Z","timestamp":1725424145306},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.23919\/mixdes.2019.8787047","type":"proceedings-article","created":{"date-parts":[[2019,8,5]],"date-time":"2019-08-05T21:07:03Z","timestamp":1565039223000},"page":"200-205","source":"Crossref","is-referenced-by-count":1,"title":["Decreasing Number of LUTs for Moore FSMs"],"prefix":"10.23919","author":[{"given":"Alexander","family":"Barkalov","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Larysa","family":"Titarenko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kamil","family":"Mielcarek","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kazimierz","family":"Krzywicki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wojciech","family":"Zajac","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Logic synthesis for FPGA-based Finite State Machines","year":"2015","author":"barkalov","key":"ref10"},{"journal-title":"The Design Warrior s Guide to FPGAs","year":"2004","author":"maxfield","key":"ref11"},{"year":"0","key":"ref12","article-title":"Cyclone IV device handbook"},{"journal-title":"Xilinx Corporation","article-title":"Virtex-5 Family Overview","year":"2019","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3393-8"},{"key":"ref15","first-page":"502","article-title":"FPGA-based decomposition of boolean functions: algorithms and implementation","author":"nowicka","year":"1999","journal-title":"Advanced Computer Systems"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2004.07.004"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-11961-4"},{"journal-title":"Logic and System Design of Digital Systems","year":"2008","author":"baranov","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.4316\/AECE.2017.02001"},{"journal-title":"Synthesis and Optimization of Digital Circuits","year":"1994","author":"micheli","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-36166-1"},{"journal-title":"Digital Systems Design with FPGAs and CPLDs","year":"2008","author":"grout","key":"ref8"},{"journal-title":"Design of FPGA-based Circuits Using Hierarchical Finite State Machines","year":"2012","author":"skliarova","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-0504-8"},{"journal-title":"FPGA-Based System Design","year":"2004","author":"wolf","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-04708-9"}],"event":{"name":"2019 MIXDES - 26th International Conference \"Mixed Design of Integrated Circuits and Systems\"","start":{"date-parts":[[2019,6,27]]},"location":"Rzesz\u00f3w, Poland","end":{"date-parts":[[2019,6,29]]}},"container-title":["2019 MIXDES - 26th International Conference \"Mixed Design of Integrated Circuits and Systems\""],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8777447\/8786996\/08787047.pdf?arnumber=8787047","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,26]],"date-time":"2019-08-26T20:48:26Z","timestamp":1566852506000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8787047\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6]]},"references-count":17,"URL":"https:\/\/doi.org\/10.23919\/mixdes.2019.8787047","relation":{},"subject":[],"published":{"date-parts":[[2019,6]]}}}