{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,31]],"date-time":"2024-10-31T03:13:31Z","timestamp":1730344411598,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.23919\/mixdes.2019.8787134","type":"proceedings-article","created":{"date-parts":[[2019,8,5]],"date-time":"2019-08-05T21:07:03Z","timestamp":1565039223000},"page":"157-162","source":"Crossref","is-referenced-by-count":5,"title":["A New High-speed and Low area Efficient Pipelined 128-bit Adder Based on Modified Carry Look-ahead Merging with Han-Carlson Tree Method"],"prefix":"10.23919","author":[{"given":"Sara","family":"Ghafari","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Morteza","family":"Mousazadeh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abdollah","family":"Khoei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ali","family":"Dadashi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SPIN.2015.7095289"},{"key":"ref11","article-title":"128 Bit low power and area efficient carry select adder","volume":"69","author":"shekhar","year":"2013","journal-title":"EVAluation"},{"key":"ref12","article-title":"Hybrid hancarlson adder","author":"sudhakar","year":"2012","journal-title":"Circuits and Systems (MWSCAS)"},{"key":"ref13","first-page":"2339","article-title":"Delay analysis of parallel-prefix adders","volume":"3","author":"rani","year":"2014","journal-title":"International Journal of Science and Research"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696230"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/AE.2016.7577275"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2015.08.017"},{"key":"ref17","article-title":"128 Bit Low Power and Area Efficient Carry Select Adder","volume":"69","author":"pandey","year":"2013","journal-title":"International Journal of Computer Applications"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2010795"},{"key":"ref19","article-title":"Cell-based multilevel carry- increment adders with minimal AT-and PT-products","author":"zimmermann","year":"1996","journal-title":"IEEE Trans VLSI Syst"},{"key":"ref4","first-page":"92","volume":"9","author":"amita","year":"2014","journal-title":"Design and Analysis of Carry Look Ahead Adder Using CMOS Teqnique Amita"},{"journal-title":"High Speed Multioutput 128bit Carry-Lookahead Adders Using Domino Logic","year":"0","author":"bharathi","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICECCT.2015.7226145"},{"key":"ref5","article-title":"Application of logical effort on delay analysis of 64-bit static carry-lookahead adder, in Signals, Systems and Computers, 2001","author":"dao","year":"2001","journal-title":"Conference Record of the Thirty-Fifth Asilomar Conference on"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/RTEICT.2016.7808165"},{"key":"ref7","article-title":"Area and power efficient carry select adder using 8T full adder, in Communications and Signal Processing (ICCSP)","author":"sathyabhama","year":"2015","journal-title":"2015 International Conference on"},{"key":"ref2","article-title":"Implementation of 32-bit Ling and Jackson adders, in Signals, Systems and Computers (ASILOMAR)","author":"keeter","year":"2011","journal-title":"2011 Conference Record of the Forty Fifth Asilomar Conference on"},{"journal-title":"Design of optimal fast adder","year":"2013","author":"kumar","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCPCT.2013.6528976"}],"event":{"name":"2019 MIXDES - 26th International Conference \"Mixed Design of Integrated Circuits and Systems\"","start":{"date-parts":[[2019,6,27]]},"location":"Rzesz\u00f3w, Poland","end":{"date-parts":[[2019,6,29]]}},"container-title":["2019 MIXDES - 26th International Conference \"Mixed Design of Integrated Circuits and Systems\""],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8777447\/8786996\/08787134.pdf?arnumber=8787134","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,26]],"date-time":"2019-08-26T20:48:30Z","timestamp":1566852510000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8787134\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6]]},"references-count":19,"URL":"https:\/\/doi.org\/10.23919\/mixdes.2019.8787134","relation":{},"subject":[],"published":{"date-parts":[[2019,6]]}}}