{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T07:44:56Z","timestamp":1725781496674},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.23919\/mixdes.2019.8787156","type":"proceedings-article","created":{"date-parts":[[2019,8,6]],"date-time":"2019-08-06T01:07:03Z","timestamp":1565053623000},"page":"231-235","source":"Crossref","is-referenced-by-count":2,"title":["Implementation of Addition and Subtraction Operations in Multiple Precision Arithmetic"],"prefix":"10.23919","author":[{"given":"Kamil","family":"Rudnicki","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tomasz P.","family":"Stefanski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1023\/B:VLSI.0000017001.88149.f4"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/12.859535"},{"journal-title":"DS180 (v2 6)","article-title":"7 Series FPGAs Data Sheet: Overview - Product Specification","year":"2018","key":"ref12"},{"journal-title":"UG910 (v2017 3)","article-title":"Vivado Design Suite User Guide - Getting Started","year":"2017","key":"ref13"},{"key":"ref14","article-title":"The GNU multiple precision arithmetic library (edition 6.1.2)","author":"granlund","year":"2016","journal-title":"GMP Development Team"},{"journal-title":"The art of computer programming volume 2 (3rd ed ) Seminumerical algorithms","year":"1997","author":"knuth","key":"ref15"},{"journal-title":"Synthesis of Arithmetic Circuits FPGA ASIC and Embedded Systems","year":"2006","author":"deschamps","key":"ref16"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/LAWP.2012.2183632"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.amc.2012.03.087"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MAP.2013.6529388"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LAWP.2012.2229380"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1998.707899"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/AICCSA.2009.5069427"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2005.52"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.23919\/MIXDES.2018.8436868"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-24151-2_10"}],"event":{"name":"2019 MIXDES - 26th International Conference \"Mixed Design of Integrated Circuits and Systems\"","start":{"date-parts":[[2019,6,27]]},"location":"Rzesz\u00f3w, Poland","end":{"date-parts":[[2019,6,29]]}},"container-title":["2019 MIXDES - 26th International Conference \"Mixed Design of Integrated Circuits and Systems\""],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8777447\/8786996\/08787156.pdf?arnumber=8787156","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,3]],"date-time":"2019-09-03T01:25:08Z","timestamp":1567473908000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8787156\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6]]},"references-count":16,"URL":"https:\/\/doi.org\/10.23919\/mixdes.2019.8787156","relation":{},"subject":[],"published":{"date-parts":[[2019,6]]}}}