{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,31]],"date-time":"2024-10-31T03:13:40Z","timestamp":1730344420239,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.23919\/mixdes.2019.8787172","type":"proceedings-article","created":{"date-parts":[[2019,8,6]],"date-time":"2019-08-06T01:07:03Z","timestamp":1565053623000},"page":"59-64","source":"Crossref","is-referenced-by-count":0,"title":["Low Power Design From Moore to AI for nm Era : Invited Paper"],"prefix":"10.23919","author":[{"given":"Rajiv V.","family":"Joshi","sequence":"first","affiliation":[]},{"given":"Matthew M.","family":"Ziegler","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"A 0.094um2 High Density and Aging Resilient 8T SRAM with 14nm FinFET Technology Featuring 560mV Vmin with Read and Write Assist","author":"koo","year":"2015","journal-title":"Dig Symp VLSI Circuits"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746307"},{"journal-title":"The MNIST Database of Handwritten Digits","year":"0","key":"ref10"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2628772"},{"key":"ref5","article-title":"14nm FinFET Based Supply Voltage Boosting Techniques for Extreme Low Vmin Operation","author":"joshi","year":"2015","journal-title":"Dig Symp VLSI Circuits"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357067"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2017.7993686"},{"key":"ref2","article-title":"Capacitive Coupling Wordline Boosting with Self Induced Vcc Collapse for Write Vmin Reduction in 22nm 8T SRAM","author":"kulkarni","year":"2012","journal-title":"ISSCC Dig Tech Papers"},{"year":"0","key":"ref9"},{"key":"ref1","article-title":"A 0.6 V, 1.5 GHz 84 Mb SRAM in 14nm FinFET CMOS Technology with Capacitive Charge-Sharing Write Assist Circuitry","volume":"51","author":"karl","year":"2016","journal-title":"IEEE Journal of Solid State Circuits (JSSC)"}],"event":{"name":"2019 MIXDES - 26th International Conference \"Mixed Design of Integrated Circuits and Systems\"","start":{"date-parts":[[2019,6,27]]},"location":"Rzesz\u00f3w, Poland","end":{"date-parts":[[2019,6,29]]}},"container-title":["2019 MIXDES - 26th International Conference \"Mixed Design of Integrated Circuits and Systems\""],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8777447\/8786996\/08787172.pdf?arnumber=8787172","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,3]],"date-time":"2019-09-03T01:25:15Z","timestamp":1567473915000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8787172\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6]]},"references-count":10,"URL":"https:\/\/doi.org\/10.23919\/mixdes.2019.8787172","relation":{},"subject":[],"published":{"date-parts":[[2019,6]]}}}