{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T20:51:47Z","timestamp":1729630307231,"version":"3.28.0"},"reference-count":51,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.23919\/mixdes.2019.8787197","type":"proceedings-article","created":{"date-parts":[[2019,8,6]],"date-time":"2019-08-06T01:07:03Z","timestamp":1565053623000},"page":"26-33","source":"Crossref","is-referenced-by-count":0,"title":["Advanced MOS Device Technology for Low Power Logic LSI"],"prefix":"10.23919","author":[{"given":"Shinichi","family":"Takagi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kimihiko","family":"Kato","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kei","family":"Sumita","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kwangwon","family":"Jo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cheol-Min","family":"Lim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ryotaro","family":"Takaguchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dae-Hwan","family":"Ahn","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Takeyasu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kasidit","family":"Toprasertpong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mitsuru","family":"Takenaka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","first-page":"224","article-title":"Performance improvement of InxGa1-xAs Tunnel FETs with Quantum Well and EOT scaling","author":"ahn","year":"2016","journal-title":"Tech Dig VLSI Symp"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1063\/1.4927265"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1016\/j.tsf.2013.10.067"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.57.04FD10"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.57.04FD05"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.57.04FD15"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1063\/1.3668120"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1063\/1.5028529"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.57.04FD11"},{"key":"ref34","first-page":"331","article-title":"High Ion\/Ioff Ge-source ultrathin body strained-SOI Tunnel FETs - impact of channel strain, MOS interfaces and back gate on the electrical properties","author":"kim","year":"2014","journal-title":"IEEE Int Electron Device Meeting"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1063\/1.3013566"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1002\/pssa.200460411"},{"key":"ref29","doi-asserted-by":"crossref","DOI":"10.1109\/ICIPRM.2019.8819305","article-title":"Effects of thermal annealing on film quality of InAs-On-Insulator structures fabricated by Smart Cut method","author":"sumita","year":"2019","journal-title":"Ext Abst 2019 Compound Semiconductor Week (CSW2019)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2013.04.020"},{"year":"0","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2011.2158568"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2270558"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1143\/APEX.4.024201"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"1354","DOI":"10.1109\/TED.2014.2312546","article-title":"High Performance Tri-gate Extremely-thin-Body InAs-on-Insulator MOSFETs with high short channel effect immunity and Vth tenability","volume":"61","author":"kim","year":"2014","journal-title":"IEEE Trans Electron Devices"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2279363"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1063\/1.1627459"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1063\/1.4891493"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2211600"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2312939"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.43.4073"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070470"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.7567\/APEX.10.084201"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2015.7223687"},{"key":"ref13","first-page":"516","author":"takagi","year":"2016","journal-title":"IEEE Int Electron Device Meeting"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409611"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1063\/1.1622442"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2017.7998216"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510646"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1063\/1.5068713"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1143\/APEX.2.124501"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2016.07.002"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.54.06FA01"},{"first-page":"6","year":"2018","author":"takagi","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2014.6894395"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"405","DOI":"10.1021\/nl071804g","volume":"8","author":"salahuddin","year":"2008","journal-title":"Nano Lett"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.7567\/1347-4065\/aafa68"},{"key":"ref49","first-page":"163","article-title":"Impact of SOI, Sil-xGexOI and GeOI substrates on CMOS compatible Tunnel FET performance","author":"mayer","year":"2008","journal-title":"IEEE Tech Dig Int Electron Device Meeting"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1063\/1.5092684"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1063\/1.5088890"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/EDTM.2019.8731302"},{"key":"ref48","article-title":"Fabrication and electrical characteristics of ZnSnO\/Si bilayer tunneling filed-effect transistors","author":"kato","year":"0","journal-title":"J Electron Dev Soc"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1063\/1.5088893"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2897821"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1063\/1.4992005"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268398"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1063\/1.4993823"}],"event":{"name":"2019 MIXDES - 26th International Conference \"Mixed Design of Integrated Circuits and Systems\"","start":{"date-parts":[[2019,6,27]]},"location":"Rzesz\u00f3w, Poland","end":{"date-parts":[[2019,6,29]]}},"container-title":["2019 MIXDES - 26th International Conference \"Mixed Design of Integrated Circuits and Systems\""],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8777447\/8786996\/08787197.pdf?arnumber=8787197","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,12,5]],"date-time":"2019-12-05T02:23:16Z","timestamp":1575512596000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8787197\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6]]},"references-count":51,"URL":"https:\/\/doi.org\/10.23919\/mixdes.2019.8787197","relation":{},"subject":[],"published":{"date-parts":[[2019,6]]}}}