{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T13:48:42Z","timestamp":1725803322748},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,6,24]]},"DOI":"10.23919\/mixdes52406.2021.9497564","type":"proceedings-article","created":{"date-parts":[[2021,7,30]],"date-time":"2021-07-30T17:06:30Z","timestamp":1627664790000},"page":"94-99","source":"Crossref","is-referenced-by-count":1,"title":["Exploiting Design Modularity and Relocation to Increase Productivity in FPGA-based Computing Systems"],"prefix":"10.23919","author":[{"given":"Zbigniew","family":"Mudza","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"An automated technique to generate relocatable partial bitstreams for Xilinx FPGAs”","year":"2015","author":"oomen","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2016.7857186"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.23919\/MIXDES49814.2020.9155790"},{"article-title":"Isolation Desing Flow For Xilinx 7 Series FPGAs or Zynq-700 AP SoCs (Vivado Tools)","year":"2016","author":"xilinx","key":"ref13"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2012.6416763"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2016.7999017"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629918"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2013.6549812"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927480"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.17"},{"journal-title":"UG904 (v2019 2)","article-title":"Vivado Design Suite User Guide Implementation","year":"2019","key":"ref2"},{"journal-title":"UG909 (v2017 3)","article-title":"Vivado Design Suite User Guide Partial Reconfiguration","year":"2018","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2016.92"}],"event":{"name":"2021 28th International Conference on Mixed Design of Integrated Circuits and System (MIXDES)","start":{"date-parts":[[2021,6,24]]},"location":"Lodz, Poland","end":{"date-parts":[[2021,6,26]]}},"container-title":["2021 28th International Conference on Mixed Design of Integrated Circuits and System"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9497503\/9497504\/09497564.pdf?arnumber=9497564","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T16:54:59Z","timestamp":1635785699000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9497564\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6,24]]},"references-count":13,"URL":"https:\/\/doi.org\/10.23919\/mixdes52406.2021.9497564","relation":{},"subject":[],"published":{"date-parts":[[2021,6,24]]}}}