{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:40:43Z","timestamp":1740102043112,"version":"3.37.3"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,6,29]],"date-time":"2023-06-29T00:00:00Z","timestamp":1687996800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,6,29]],"date-time":"2023-06-29T00:00:00Z","timestamp":1687996800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001665","name":"French National Research Agency","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001665","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,6,29]]},"DOI":"10.23919\/mixdes58562.2023.10203213","type":"proceedings-article","created":{"date-parts":[[2023,8,9]],"date-time":"2023-08-09T17:23:39Z","timestamp":1691601819000},"page":"201-206","source":"Crossref","is-referenced-by-count":0,"title":["Full-SiC Single-Chip Buck and Boost MOSFET-JBS Converters for Ultimate Efficient Power Vertical Integration"],"prefix":"10.23919","author":[{"given":"Ralph","family":"Makhoul","sequence":"first","affiliation":[{"name":"Université de Toulouse, CNRS, UPS,LAAS-CNRS,Toulouse,France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abdelhakim","family":"Bourennane","sequence":"additional","affiliation":[{"name":"Université de Toulouse, CNRS, UPS,LAAS-CNRS,Toulouse,France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luong Vi\u00eat","family":"Phung","sequence":"additional","affiliation":[{"name":"Univ Lyon, INSA Lyon, Université Claude Bernard Lyon 1, Ecole Centrale de Lyon, CNRS, Ampére, UMR5005,Ampére,Villeurbanne,France,69621"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fr\u00e9d\u00e9ric","family":"Richardeau","sequence":"additional","affiliation":[{"name":"Université de Toulouse, CNRS, INPT, UPS,LAPLACE,Toulouse,France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mihai","family":"Lazar","sequence":"additional","affiliation":[{"name":"Université technologique de Troyes & CNRS EMR 7004,Light, nanomaterials, nanotechnologies,Troyes,France,10004"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nour","family":"Beydoun","sequence":"additional","affiliation":[{"name":"Université technologique de Troyes & CNRS EMR 7004,Light, nanomaterials, nanotechnologies,Troyes,France,10004"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sergue\u00ef","family":"Kostcheev","sequence":"additional","affiliation":[{"name":"Université technologique de Troyes & CNRS EMR 7004,Light, nanomaterials, nanotechnologies,Troyes,France,10004"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Philippe","family":"Godignon","sequence":"additional","affiliation":[{"name":"IMB-CNM,Bellatera,Spain,08193"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dominique","family":"Planson","sequence":"additional","affiliation":[{"name":"Univ Lyon, INSA Lyon, Université Claude Bernard Lyon 1, Ecole Centrale de Lyon, CNRS, Ampére, UMR5005,Ampére,Villeurbanne,France,69621"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Herv\u00e9","family":"Morel","sequence":"additional","affiliation":[{"name":"Univ Lyon, INSA Lyon, Université Claude Bernard Lyon 1, Ecole Centrale de Lyon, CNRS, Ampére, UMR5005,Ampére,Villeurbanne,France,69621"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Bourrier","sequence":"additional","affiliation":[{"name":"Université de Toulouse, CNRS, UPS,LAAS-CNRS,Toulouse,France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2021.3124526"},{"journal-title":"Proceedings of the 27th International Symposium on Power Semiconductor Devices & IC's","article-title":"Series-connection of SiC normally-on JFETs","year":"0","key":"ref12"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TRANSDUCERS.2015.7181349"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.23919\/ISPSD50666.2021.9452262"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2019.2900324"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2657223"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ESARS-ITEC.2016.7841426"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.4028\/www.scientific.net\/MSF.679-680.477"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2537212"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/CAS56377.2022.9934701"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/SMICND.2001.967506"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MPEL.2021.3075788"},{"journal-title":"Design and Process Development towards an Optimal 6 5 kV SiC Power MOSFET","year":"2019","author":"soler","key":"ref17"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISPSD46842.2020.9170064"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.4028\/www.scientific.net\/MSF.740-742.938"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/j.mssp.2017.10.030"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3081614"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISPSD.1993.297104"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/EPE.2015.7311704"},{"key":"ref4","first-page":"p.1","article-title":"Realization of a Monolithic Multi-Terminal Si-Power Chip Integrating a 2-Phase Rectifier Composed of Vertical PIN Diodes Insulated by Vertical P+ Walls","author":"lale","year":"2018","journal-title":"2018 20th European Conference on Power Electronics and Applications (EPE'18 ECCE Europe)"},{"key":"ref3","first-page":"p.1","article-title":"Realization of a Monolithic Multi-Terminal Si-Power Chip Integrating a 2-Phase Rectifier Composed of Vertical PIN Diodes Insulated by Vertical P+ Walls","author":"lale","year":"2018","journal-title":"2018 20th European Conference on Power Electronics and Applications (EPE'18 ECCE Europe)"},{"key":"ref6","first-page":"1","article-title":"investigation on 3.3 kv-50 a igbt protection against over-voltage conditions","author":"flores","year":"2009","journal-title":"2009 13th European Conference on Power Electronics and Applications epe"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISPSD.1994.583634"}],"event":{"name":"2023 30th International Conference on Mixed Design of Integrated Circuits and System (MIXDES)","start":{"date-parts":[[2023,6,29]]},"location":"Krak\u00f3w, Poland","end":{"date-parts":[[2023,6,30]]}},"container-title":["2023 30th International Conference on Mixed Design of Integrated Circuits and System (MIXDES)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10203036\/10203110\/10203213.pdf?arnumber=10203213","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,10]],"date-time":"2023-08-10T17:24:50Z","timestamp":1691688290000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10203213\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,29]]},"references-count":23,"URL":"https:\/\/doi.org\/10.23919\/mixdes58562.2023.10203213","relation":{},"subject":[],"published":{"date-parts":[[2023,6,29]]}}}