{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T15:37:11Z","timestamp":1725723431556},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,6,29]],"date-time":"2023-06-29T00:00:00Z","timestamp":1687996800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,6,29]],"date-time":"2023-06-29T00:00:00Z","timestamp":1687996800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,6,29]]},"DOI":"10.23919\/mixdes58562.2023.10203259","type":"proceedings-article","created":{"date-parts":[[2023,8,9]],"date-time":"2023-08-09T13:23:39Z","timestamp":1691587419000},"page":"176-182","source":"Crossref","is-referenced-by-count":0,"title":["Hardened Processor Architecture"],"prefix":"10.23919","author":[{"given":"J\u00e1n","family":"Mach","sequence":"first","affiliation":[{"name":"Institute of Computer Engineering and Applied Informatics, Slovak University of Technology,Bratislava,Slovakia,842 16"}]},{"given":"Luk\u00e1\u0161","family":"Koh\u00fatka","sequence":"additional","affiliation":[{"name":"Institute of Informatics, Information Systems and Software Engineering, Slovak University of Technology,Bratislava,Slovakia,842 16"}]},{"given":"Pavel","family":"\u010ci\u010d\u00e1k","sequence":"additional","affiliation":[{"name":"Institute of Computer Engineering and Applied Informatics, Slovak University of Technology,Bratislava,Slovakia,842 16"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IECON43393.2020.9255188"},{"journal-title":"ARM Cortex A-8 Technical Reference Manual","year":"0","key":"ref12"},{"journal-title":"Benchmark Specifications and Report 2021-IETR021ESAIP0 13-V1 7","year":"0","author":"daiteq","key":"ref15"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-54422-9_5"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2018.2799799"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2009.2013237"},{"journal-title":"ECSS-Q-HB-60-02 A - Techniques for radiation effects mittigation in ASICs and FRGAs hadbook","year":"2016","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-7595-9"},{"journal-title":"Microchip SAMRH71 Rad-Hard 32-bit Arm® Cortex®-M7 Microcontroller for Aerospace Applications","year":"0","key":"ref17"},{"journal-title":"Arm Cortex-R Processor Comparison Table Version 2021","year":"0","key":"ref16"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2015.35"},{"journal-title":"Gaisler NOEL-V SoC Applications and Ecosystem","year":"0","key":"ref18"},{"journal-title":"Spike RISC-V ISA Simulator Repository","year":"0","key":"ref24"},{"journal-title":"RISCV-DV Random Instruction Generator Repository","year":"0","key":"ref23"},{"journal-title":"EEMBC CoreMark","year":"0","key":"ref25"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS48698.2020.9081185"},{"journal-title":"ARM IHI 0033A AMBA® 3 AHB-Lite Protocol v1 0","year":"0","key":"ref22"},{"journal-title":"The RISC-V Instruction Set Manual","year":"0","key":"ref21"},{"journal-title":"GR740 Radiation Summary GR740-RADS-1-1-3","year":"2020","key":"ref8"},{"journal-title":"Rad-Hard 32 bit SPARC V8 Processor AT697F Rev 7703E-AER O-08\/11","year":"0","key":"ref7"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2010.2041234"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2004.2"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DASC.1997.635027"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/RADECS.2011.6131320"},{"journal-title":"Survey of processors for space","year":"2012","author":"ran","key":"ref5"}],"event":{"name":"2023 30th International Conference on Mixed Design of Integrated Circuits and System (MIXDES)","start":{"date-parts":[[2023,6,29]]},"location":"Krak\u00f3w, Poland","end":{"date-parts":[[2023,6,30]]}},"container-title":["2023 30th International Conference on Mixed Design of Integrated Circuits and System (MIXDES)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10203036\/10203110\/10203259.pdf?arnumber=10203259","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,25]],"date-time":"2023-09-25T13:49:36Z","timestamp":1695649776000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10203259\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,29]]},"references-count":25,"URL":"https:\/\/doi.org\/10.23919\/mixdes58562.2023.10203259","relation":{},"subject":[],"published":{"date-parts":[[2023,6,29]]}}}