{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,1]],"date-time":"2025-08-01T04:08:13Z","timestamp":1754021293720},"reference-count":31,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,6,27]],"date-time":"2024-06-27T00:00:00Z","timestamp":1719446400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,6,27]],"date-time":"2024-06-27T00:00:00Z","timestamp":1719446400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,6,27]]},"DOI":"10.23919\/mixdes62605.2024.10614001","type":"proceedings-article","created":{"date-parts":[[2024,8,2]],"date-time":"2024-08-02T17:20:23Z","timestamp":1722619223000},"page":"98-103","source":"Crossref","is-referenced-by-count":1,"title":["FSMLock: Sequential Logic Locking Through Encryption"],"prefix":"10.23919","author":[{"given":"Matthew","family":"Krebs","sequence":"first","affiliation":[{"name":"Rochester Institute of Technology,Department of Computer Engineering"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marcin","family":"\u0141ukowiak","sequence":"additional","affiliation":[{"name":"Rochester Institute of Technology,Department of Computer Engineering"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steve","family":"Farris","sequence":"additional","affiliation":[{"name":"L3Harris Technologies"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Kurdziel","sequence":"additional","affiliation":[{"name":"L3Harris Technologies"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","first-page":"0704","article-title":"TRUST, A Proposed Plan for Trusted Integrated Circuits","volume-title":"Defense Advance Research Projects Agency Microsystems Technology","author":"Collins","year":"2006"},{"journal-title":"System and method for obfuscation of sequential logic through encryption - patent application US17\/865,519","year":"2024","author":"Kurdziel","key":"ref2"},{"key":"ref3","first-page":"333","article-title":"The State-of-the-Art in Semiconductor Reverse Engineering","volume-title":"2011 48th ACM\/EDAC\/IEEE Design Automation Conference (DAC)","author":"Torrance","year":"2011"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HOST45689.2020.9300272"},{"key":"ref5","first-page":"1803","article-title":"The Unpatchable Silicon: A Full Break of the Bitstream Encryption of Xilinx 7-Series FPGAs","volume-title":"29th USENIX Security Symposium (USENIX Security 20)","author":"Ender","year":"2020"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537093"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428086"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527495"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2018.i3.293-330"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/43.952740"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2332154"},{"key":"ref12","article-title":"Camouflaging a standard cell based integrated circuit","author":"Chow","year":"2012","journal-title":"U.S. Patent 8 151 235"},{"key":"ref13","article-title":"Conductive channel pseudo block process and circuit to inhibit reverse engineering","author":"Chow","year":"2012","journal-title":"U.S. Patent 8 258 583"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484823"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2511144"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495588"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2801220"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3316781.3317831","article-title":"Full-Lock: Hard Distributions of SAT instances for Obfuscating Circuits using Fully Configurable Logic and Routing Blocks","volume-title":"2019 56th ACM\/IEEE Design Automation Conference (DAC)","author":"Kamali","year":"2019"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687424"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2697960"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/HOST49136.2021.9702267"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3453688.3461760"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511546891"},{"key":"ref25","article-title":"Lest we remember: cold-boot attacks on encryption keys","volume-title":"CACM","author":"Halderman","year":"2008"},{"key":"ref26","doi-asserted-by":"crossref","DOI":"10.1145\/2459976.2459985","article-title":"Interlocking obfuscation for anti-tamper hardware","volume-title":"Cyber Security and Information Intelligence Research Workshop","author":"Desai","year":"2013"},{"key":"ref27","article-title":"Active hardware metering for intellectual property protection and security","volume-title":"USENIX Security Symposium","author":"Alkabani","year":"2007"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269007"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2406859"},{"article-title":"AMBA AXI and ACE Protocol Specification AXI3, AXI4, and AXI4-Lite ACE and ACE-Lite","volume-title":"ARM, Tech. Rep. IHI 0022E","year":"2013","key":"ref30"},{"volume-title":"Downloads","year":"2022","author":"Vargas","key":"ref31"}],"event":{"name":"2024 31st International Conference on Mixed Design of Integrated Circuits and System (MIXDES)","start":{"date-parts":[[2024,6,27]]},"location":"Gdansk, Poland","end":{"date-parts":[[2024,6,28]]}},"container-title":["2024 31st International Conference on Mixed Design of Integrated Circuits and System (MIXDES)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10613861\/10613931\/10614001.pdf?arnumber=10614001","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,3]],"date-time":"2024-08-03T05:31:45Z","timestamp":1722663105000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10614001\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,27]]},"references-count":31,"URL":"https:\/\/doi.org\/10.23919\/mixdes62605.2024.10614001","relation":{},"subject":[],"published":{"date-parts":[[2024,6,27]]}}}